Datasheet > 71V3556XSA133PFGI

71V3556XSA133PFGI

更新时间： 2024-11-10 04:22:23

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
28页	642K
描述
ZBT SRAM, 128X36, 4.2ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC, MO-136DJ, TQFP-100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V3556XSA133PFGI 数据手册

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第2页

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第3页

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第4页

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第5页

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第6页

浏览型号71V3556XSA133PFGI的Datasheet PDF文件第7页

IDT71V3556S/XS

IDT71V3558S/XS

IDT71V3556SA/XSA

128K x 36, 256K x 18

3.3V Synchronous ZBT SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs

IDT71V3558SA/XSA

Description

Features

◆

TheIDT71V3556/58are3.3Vhigh-speed4,718,592-bit(4.5Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT^TM, or

Zero Bus Turnaround.

128K x 36, 256K x 18 memory configurations

◆

Supports high performance system speed - 200 MHz (x18)

(3.2 ns Clock-to-Data Access)

Supports high performance system speed - 166 MHz (x36)

◆

(3.5 ns Clock-to-Data Access)

ZBT^TMFeature - No dead cycles between write and read

◆

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be

it read or write.

cycles

◆

Internally synchronized output buffer enable eliminates the

The IDT71V3556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be

used to disable the outputs at any given time.

need to control OE

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

◆

A Clock Enable (CEN) pin allows operation of the IDT71V3556/58

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE¹, CE2, CE2) that allow the

user to deselect the device when desired. If any one of these three are

not asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed.Thedatabuswilltri-statetwocyclesafterchipisdeselected

orawriteisinitiated.

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (VDDQ)

Optional- Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

◆

Pin Description Summary

-A17

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

, CE

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

, BW

CLK

ADV/LD

LBO

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Synchronous

Static

TMS

TDI

Synchronous

N/A

TCK

Test Clock

TDO

Test Data Output

Synchronous

Asynchronous

Synchronous

Static

JTAG Reset (Optional)

Sleep Mode

TRST

I/O

-I/O31, I/OP1-I/OP4

Data Input / Output

Core Power, I/O Power

Ground

DD, VDDQ

Supply

Static

5281 tbl 01

OCTOBER 2010

DSC-5281/11

12 3 4 5 6 7...28

中文翻译

下载PDF

与71V3556XSA133PFGI相关器件

型号	品牌	获取价格	描述	数据表
71V3556XSA166BG	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119
71V3556XSA166BGGI8	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119
71V3556XSA166BGI	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119
71V3556XSA166BGI8	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119
71V3556XSA166BQG8	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA165
71V3556XSA166BQGI8	IDT	获取价格	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA165
71V3556XSA200BG	IDT	获取价格	ZBT SRAM, 128KX36, 3.2ns, CMOS, PBGA119
71V3557	RENESAS	获取价格	3.3V 128Kx36 ZBT Synchronous Flow-Through SRAM with 3.3V I/O
71V3557S75BG	IDT	获取价格	PBGA-119, Tray
71V3557S75BQ	IDT	获取价格	ZBT SRAM, 128KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165

与71V3556XSA133PFGI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

71V3556XSA133PFGI

71V3556XSA133PFGI 数据手册

与71V3556XSA133PFGI相关器件

与71V3556XSA133PFGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V3556XSA133PFGI

71V3556XSA133PFGI 数据手册

与71V3556XSA133PFGI相关器件

与71V3556XSA133PFGI相关文章

您还可以找

您在本页遇到什么问题？