Datasheet > 71V2558SA200BQG

71V2558SA200BQG

更新时间： 2024-10-29 05:01:07

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
28页	567K
描述
ZBT SRAM, 256KX18, 3.2ns, CMOS, PBGA165, 15 X 13 MM, ROHS COMPLIANT, FBGA-165

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V2558SA200BQG 数据手册

128K x 36, 256K x 18

IDT71V2556S/XS

IDT71V2558S/XS

IDT71V2556SA/XSA

IDT71V2558SA/XSA

3.3V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

Features

cycle,andtwocycleslatertheassociateddatacycleoccurs,beitread

or write.

The IDT71V2556/58 contain data I/O, address and control signal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

AClockEnable(CEN)pinallowsoperationoftheIDT71V2556/58to

besuspendedaslongasnecessary.Allsynchronousinputsareignored

when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious

values.

Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser

to deselect the device when desired. If any one of these three are not

assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.

However,anypendingdatatransfers(readsorwrites)willbecompleted.

Thedatabuswilltri-statetwocyclesafterchipisdeselectedorawriteis

initiated.

TheIDT71V2556/58hasanon-chipburstcounter.Intheburstmode,

theIDT71V2556/58canprovidefourcyclesofdataforasingleaddress

presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe

LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst

sequence. The ADV/LDsignal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2556/58 SRAMs utilize IDT's latest high-performance

CMOSprocessandarepackagedinaJEDECstandard14mmx20mm

100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray

(BGA) and a 165 fine pitch ball grid array (fBGA).

◆

128K x 36, 256K x 18 memory configurations

◆

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT^TMFeature - No dead cycles between write and read

◆

cycles

◆

Internally synchronized output buffer enable eliminates the

need to control OE

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

◆

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

◆

complaint)

◆

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

TheIDT71V2556/58 are3.3Vhigh-speed4,718,592-bit(4.5Mega-

bit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbuscycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT , or Zero Bus

Turnaround.

AddressandcontrolsignalsareappliedtotheSRAMduringoneclock

PinDescriptionSummary

A0-A17

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE1

, CE

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

, BW

CLK

ADV/LD

LBO

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Synchronous

Static

TMS

TDI

Synchronous

N/A

TCK

TDO

Test Clock

Test Data Output

Synchronous

Asynchronous

Synchronous

Static

JTAG Reset (Optional)

Sleep Mode

TRST

I/O

-I/O31, I/OP1-I/OP4

DD, VDDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

Static

4875 tbl 01

MAY 2010

DSC-4875/11

12 3 4 5 6 7...28

中文翻译

下载PDF

与71V2558SA200BQG相关器件

型号	品牌	获取价格	描述	数据表
71V2558XS100BGG	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 22 X 14 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-
71V2558XS100BGG8	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119
71V2558XS100BGGI	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 22 X 14 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-
71V2558XS100BGGI8	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119
71V2558XS100BQ	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
71V2558XS100BQG	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 15 X 13 MM, ROHS COMPLIANT, FBGA-165
71V2558XS100BQG8	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165
71V2558XS100BQGI8	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165
71V2558XS100PF	IDT	获取价格	ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP
71V2558XS100PFG	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PQFP100, 20 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC

与71V2558SA200BQG相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

12
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

12
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2558SA200BQG

71V2558SA200BQG 数据手册

与71V2558SA200BQG相关器件

与71V2558SA200BQG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2558SA200BQG

71V2558SA200BQG 数据手册

与71V2558SA200BQG相关器件

与71V2558SA200BQG相关文章

您还可以找

您在本页遇到什么问题？