5秒后页面跳转
71V2558S200PF9 PDF预览

71V2558S200PF9

更新时间: 2024-01-14 03:33:03
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
28页 502K
描述
TQFP-100, Tray

71V2558S200PF9 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP-100
针数:100Reach Compliance Code:not_compliant
ECCN代码:3A991HTS代码:8542.32.00.41
风险等级:5.4Is Samacsys:N
最长访问时间:5 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
长度:20 mm内存密度:4718592 bit
内存集成电路类型:ZBT SRAM内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:100字数:131072 words
字数代码:128000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:2.5,3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.04 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.25 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:14 mm
Base Number Matches:1

71V2558S200PF9 数据手册

 浏览型号71V2558S200PF9的Datasheet PDF文件第7页浏览型号71V2558S200PF9的Datasheet PDF文件第8页浏览型号71V2558S200PF9的Datasheet PDF文件第9页浏览型号71V2558S200PF9的Datasheet PDF文件第11页浏览型号71V2558S200PF9的Datasheet PDF文件第12页浏览型号71V2558S200PF9的Datasheet PDF文件第13页 
IDT71V2556, IDT71V2558, 128K x 36, 256K x 18, 3.3V Synchronous ZBT™ SRAMs  
with 2.5V I/O, Burst Counter, and Pipelined Outputs  
Commercial and Industrial Temperature Ranges  
Interleaved Burst Sequence Table (LBO=VDD)  
Sequence 1  
Sequence 2  
Sequence 3  
Sequence 4  
A1  
A0  
0
A1  
A0  
1
A1  
A0  
0
A1  
A0  
First Address  
0
0
1
1
0
0
1
1
1
1
0
0
1
1
0
0
1
Second Address  
Third Address  
1
0
1
0
0
1
0
1
Fourth Address(1)  
1
0
1
0
4875 tbl 10  
NOTE:  
1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.  
Linear Burst Sequence Table (LBO=VSS)  
Sequence 1  
Sequence 2  
Sequence 3  
Sequence 4  
A1  
A0  
0
A1  
A0  
1
A1  
1
A0  
0
A1  
1
A0  
First Address  
0
0
1
1
0
1
1
0
1
Second Address  
Third Address  
1
0
1
1
0
0
0
1
0
0
0
1
Fourth Address(1)  
1
0
0
1
1
0
4875 tbl 11  
NOTE:  
1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.  
FunctionalTimingDiagram(1)  
CYCLE  
n+29  
n+30  
n+31  
n+32  
n+33  
n+34  
n+35  
n+36  
n+37  
CLOCK  
(2)  
ADDRESS  
A29  
C29  
A30  
C30  
A31  
C31  
A32  
C32  
A33  
C33  
A34  
C34  
A35  
C35  
A36  
C36  
A37  
C37  
(A0 - A16)  
(2)  
CONTROL  
(R/W, ADV/LD, BWx)  
(2)  
DATA  
D/Q27  
D/Q28  
D/Q29  
D/Q30  
D/Q32  
D/Q33  
D/Q34  
D/Q35  
D/Q31  
I/O [0:31], I/O P[1:4]  
,
4875 drw 03  
NOTES:  
1. This assumes CEN, CE1, CE2, CE2 are all true.  
2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data  
delay from the rising edge of clock.  
6.42  
10  

与71V2558S200PF9相关器件

型号 品牌 获取价格 描述 数据表
71V2558SA100BG IDT

获取价格

PBGA-119, Tray
71V2558SA100BG8 IDT

获取价格

PBGA-119, Reel
71V2558SA100BGG IDT

获取价格

ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 22 X 14 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-
71V2558SA100BQGI8 IDT

获取价格

ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165
71V2558SA100BQI IDT

获取价格

ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
71V2558SA133BQGI8 IDT

获取价格

ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA165
71V2558SA166BG IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2558SA166BGGI8 IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PBGA119
71V2558SA166BQGI8 IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PBGA165
71V2558SA166BQI IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165