HIGH-SPEED 3.3V
16K x 16 DUAL-PORT
STATIC RAM
IDT70V261S/L
◆
Features
IDT70V261 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = VIH for BUSY output flag on Master
M/S = VIL for BUSY input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 3.3V (±0.3V) power supply
Available in a 100-pin TQFP, Thin Quad Plastic Flatpack
Industrial temperature range (-40°C to +85°C) is available
for selected speed
◆
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
◆
◆
– Commercial:25/35/55ns(max.)
– Industrial: 25ns (max.)
Low-power operation
◆
◆
◆
◆
– IDT70V261S
Active: 300mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V261L
◆
◆
◆
◆
Active: 300mW (typ.)
Standby: 660µW (typ.)
◆
Separate upper-byte and lower-byte control for multiplexed
bus compatibility
◆
Green parts available, see ordering information
Functional Block Diagram
R/W
UB
L
R/W
R
R
UB
L
LB
CE
OE
L
LB
CE
OE
R
L
L
R
R
I/O8L-I/O15L
I/O0L-I/O7L
I/O8R-I/O15R
I/O
Control
I/O
Control
I/O0R-I/O7R
(1,2)
(1,2)
L
BUSY
R
BUSY
A
13R
0R
A
13L
Address
Decoder
MEMORY
ARRAY
Address
Decoder
A
0L
A
14
14
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
OE
R/W
R
CE
OE
R/W
L
L
R
L
R
SEM
INTR
R
SEM
L
(2)
(2)
M/S
INTL
3040 drw 01
NOTES:
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
2. BUSY and INT outputs are non-tri-stated push-pull.
SEPTEMBER 2012
1
DSC-3040/11
©2012IntegratedDeviceTechnology,Inc.