5秒后页面跳转
70P245L65BYGI8 PDF预览

70P245L65BYGI8

更新时间: 2024-01-13 14:36:38
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
22页 156K
描述
Dual-Port SRAM, 4KX16, 65ns, CMOS, PBGA100, 0.50 MM PITCH, GREEN, BGA-100

70P245L65BYGI8 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:BGA
包装说明:0.50 MM PITCH, GREEN, BGA-100针数:100
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.67
Is Samacsys:N最长访问时间:65 ns
其他特性:IT CAN OPERATE ALSO 2.5 TO 3 VOLTI/O 类型:COMMON
JESD-30 代码:S-PBGA-B100JESD-609代码:e1
内存密度:65536 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:16湿度敏感等级:3
功能数量:1端口数量:2
端子数量:100字数:4096 words
字数代码:4000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:4KX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA100,10X10,20封装形状:SQUARE
封装形式:GRID ARRAY并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:1.8/3 V
认证状态:Not Qualified最大待机电流:0.000008 A
子类别:SRAMs最大压摆率:0.07 mA
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30Base Number Matches:1

70P245L65BYGI8 数据手册

 浏览型号70P245L65BYGI8的Datasheet PDF文件第15页浏览型号70P245L65BYGI8的Datasheet PDF文件第16页浏览型号70P245L65BYGI8的Datasheet PDF文件第17页浏览型号70P245L65BYGI8的Datasheet PDF文件第19页浏览型号70P245L65BYGI8的Datasheet PDF文件第20页浏览型号70P245L65BYGI8的Datasheet PDF文件第21页 
IDT70P265/255/245L  
Low Power 16K/8K/4K x 16 Dual-Port Static RAM  
Industrial Temperature Range  
Truth Table III — Interrupt Flag(1)  
Left Port  
Right Port  
OE  
A
13L-A0L  
A
13R-A0R  
Function  
Set Right INT Flag  
Reset Right INT Flag  
Set Left INT Flag  
Reset Left INT Flag  
WE  
L
CS  
L
OE  
L
INT  
X
L
WE  
X
CS  
X
L
R
INTR  
X
X
X
L
3FFF(2)  
X
X
L
X
L
R
X
X
X
L
X
X
3FFF(2)  
3FFE(3)  
X
H
X
X
R
X
X
L
L
L
X
X
L
X
3FFE(3)  
H
X
X
L
7145 tbl 16  
NOTES:  
1. Assumes BUSYL = BUSYR = VIH.  
2. 3FFF for 70P265, 1FFF for 70P255, FFF for 70P245.  
3. 3FFE for 70P265, 1FFE for 70P255, FFE for 70P245.  
Truth Table IV —  
Address BUSY Arbitration  
Inputs  
Outputs  
Address Match  
Function  
Normal  
Normal  
Normal  
CS  
L
CS  
R
BUSY  
H
L
BUSYR  
Left/Right Port  
NO MATCH  
MATCH  
X
H
X
L
X
X
H
L
H
H
H
MATCH  
H
H
MATCH  
(1)  
(1)  
Write Inhibit(2)  
7145 tbl 17  
NOTES:  
1. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address  
and enable inputs of this port. If tPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.  
2. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored  
when BUSYR outputs are driving LOW regardless of actual logic level on the pin.  
6.42  
18  
SEPTEMBER29,2011  

与70P245L65BYGI8相关器件

型号 品牌 描述 获取价格 数据表
70P245L65BYI IDT Application Specific SRAM, 4KX16, 65ns, CMOS, PBGA100, 0.50 MM PITCH, BGA-100

获取价格

70P245L90BYGI IDT Dual-Port SRAM, 4KX16, 90ns, CMOS, PBGA100, 0.5 MM PITCH, GREEN, BGA-100

获取价格

70P245L90BYGI8 IDT Dual-Port SRAM, 4KX16, 90ns, CMOS, PBGA100, 0.50 MM PITCH, GREEN, BGA-100

获取价格

70P245L90BYI IDT Application Specific SRAM, 4KX16, 90ns, CMOS, PBGA100, 0.50 MM PITCH, BGA-100

获取价格

70P246L55BYGI IDT Dual-Port SRAM, 4KX16, 55ns, CMOS, PBGA100, 6 X 6 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, B

获取价格

70P246L55BYGI8 IDT SRAM

获取价格