5秒后页面跳转
7005L35J PDF预览

7005L35J

更新时间: 2024-11-06 03:06:55
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
21页 358K
描述
PLCC-68, Tube

7005L35J 数据手册

 浏览型号7005L35J的Datasheet PDF文件第2页浏览型号7005L35J的Datasheet PDF文件第3页浏览型号7005L35J的Datasheet PDF文件第4页浏览型号7005L35J的Datasheet PDF文件第5页浏览型号7005L35J的Datasheet PDF文件第6页浏览型号7005L35J的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7005S/L  
8K x 8 DUAL-PORT  
STATIC RAM  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Devices are capable of withstanding greater than 2001V  
electrostatic discharge  
Battery backup operation—2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 68-pin PGA, quad flatpack, PLCC, and a 64-pin  
thin quad flatpack  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
– Military:20/25/35/55/70ns(max.)  
– Industrial: 35/55ns(max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
– IDT7005S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
– IDT7005L  
Active:700mW(typ.)  
Standby: 1mW (typ.)  
IDT7005 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
one device  
FunctionalBlockDiagram  
OE  
R
OE  
CE  
L
L
CER  
R/W  
L
R/WR  
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
I/O  
Control  
Control  
BUSY (1,2)  
L
(1,2)  
BUSY  
R
A
12R  
0R  
A
12L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
L
R
R
L
SEM  
R
SEM  
INTL  
L
M/S  
(2)  
(2)  
INTR  
2738 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
SEPTEMBER 2012  
1
DSC 2738/17  
©2012IntegratedDeviceTechnology,Inc.  

7005L35J 替代型号

型号 品牌 替代类型 描述 数据表
7005S35JI8 IDT

完全替代

PLCC-68, Reel

与7005L35J相关器件

型号 品牌 获取价格 描述 数据表
7005L35J8 IDT

获取价格

PLCC-68, Reel
7005L35JG IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, GREEN, PL
7005L35JG8 IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, GREEN, PL
7005L35JGB IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, GREEN, PL
7005L35JGB8 IDT

获取价格

HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
7005L35JGI IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, GREEN, PL
7005L35JGI8 IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, GREEN, PL
7005L35PFB IDT

获取价格

Application Specific SRAM, 8KX8, 35ns, CMOS, PQFP64
7005L35PFG IDT

获取价格

Dual-Port SRAM, 8KX8, 35ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64
7005L35PFG8 IDT

获取价格

HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM