IDT5V2528/A
2.5/3.3VPHASE-LOCKLOOPCLOCKDRIVER
INDUSTRIALTEMPERATURERANGE
INPUTTIMINGREQUIREMENTSOVEROPERATINGRANGE
5V2528
5V2528A
Min
25
Max
140
60%
1
Min
25
Max
167
60%
1
Units
fCLOCK
tLOCK
Clockfrequency
MHz
Input clock duty cycle
Stabilizationtime(1)
40%
40%
ms
NOTE:
1.Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference
signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are
not applicable.
SWITCHINGCHARACTERISTICSOVEROPERATINGRANGE-5V2528(1)
Symbol
Parameter(2)
Phase Error from Rising Edge CLK to Rising Edge FBIN (100MHz-133MHz)
Phase Error minus Jitter from Rising Edge CLK to Rising Edge FBIN (133MHz)
OutputSkewbetween3.3VOutputs
Min.
–150
–50
—
Typ.
—
—
—
—
—
—
—
—
—
—
—
Max.
150
50
Unit
ps
ps
ps
ps
ps
ps
%
ns
ns
ns
ns
tPHASEerror
(3)
tPHASEerror-jitter
(4)
tSK1(0)
150
150
200
75
(4)
tSK2(0)
OutputSkewbetween2.5VOutputs
—
(4,5)
tSK3(0)
OutputSkewbetween2.5Vand3.3VOutputs
Cycle-to-CycleOutputJitter(Peak-to-Peak)at133MHz
Duty Cycle
—
tJ
–75
45
55
tR
tF
tR
tF
Output Rise Time for 3.3V Outputs (20% to 80%)
Output Fall Time for 3.3V Outputs (20% to 80%)
Output Rise Time for 2.5V Outputs (20% to 80%)
Output Fall Time for 2.5V Outputs (20% to 80%)
0.8
2.1
2.1
1.5
1.5
0.8
0.5
0.5
SWITCHINGCHARACTERISTICSOVEROPERATINGRANGE-5V2528A(1)
Symbol
Parameter(2)
Min.
–150
–50
—
Typ.
—
—
—
—
—
—
—
—
—
—
—
—
Max.
150
50
Unit
ps
tPHASEerror
Phase Error from Rising Edge CLK to Rising Edge FBIN (100MHz-166MHz)
Phase Error minus Jitter from Rising Edge CLK to Rising Edge FBIN (166MHz)
OutputSkewbetween3.3VOutputs
(3)
tPHASEerror-jitter
ps
(4)
tSK1(0)
150
150
200
250
75
ps
(4)
tSK2(0)
OutputSkewbetween2.5VOutputs
—
ps
(4,5)
tSK3(0)
OutputSkewbetween2.5Vand3.3VOutputs
25MHz to 133MHz
133MHz to 166MHz
—
ps
—
tJ
Cycle-to-CycleOutputJitter(Peak-to-Peak)at166MHz
Duty Cycle
–75
45
ps
%
ns
ns
ns
ns
55
tR
tF
tR
tF
Output Rise Time for 3.3V Outputs (20% to 80%)
Output Fall Time for 3.3V Outputs (20% to 80%)
Output Rise Time for 2.5V Outputs (20% to 80%)
Output Fall Time for 2.5V Outputs (20% to 80%)
0.8
0.8
0.5
0.5
2.1
2.1
1.5
1.5
NOTES:
1. All parameters are measured with the following load conditions: 30pF || 500Ω for 3.3V outputs and 20pF || 500Ω for 2.5V outputs.
2. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
3. Phase error does not include jitter.
4. All skew parameters are only valid for equal loading of all outputs.
5. Measured for VDDQ = 2.3V and 3V, 2.5V and 3.3V, or 2.7V and 3.6V.
5