5秒后页面跳转
5P49V5901_16 PDF预览

5P49V5901_16

更新时间: 2022-02-26 13:31:05
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
37页 451K
描述
Programmable Clock Generator

5P49V5901_16 数据手册

 浏览型号5P49V5901_16的Datasheet PDF文件第5页浏览型号5P49V5901_16的Datasheet PDF文件第6页浏览型号5P49V5901_16的Datasheet PDF文件第7页浏览型号5P49V5901_16的Datasheet PDF文件第9页浏览型号5P49V5901_16的Datasheet PDF文件第10页浏览型号5P49V5901_16的Datasheet PDF文件第11页 
5P49V5901 DATASHEET  
OTP Interface  
Table 5: SD/OE Pin Function Truth Table  
The 5P49V5901 can also store its configuration in an internal  
OTP. The contents of the device's internal programming  
registers can be saved to the OTP by setting burn_start  
(W114[3]) to high and can be loaded back to the internal  
programming registers by setting usr_rd_start(W114[0]) to  
high.  
SH bit SP bit OSn bit OEn bit SD/OE  
OUTn  
0
0
0
0
0
0
0
0
0
1
1
1
x
0
1
1
x
x
0
1
Tri-state2  
Output active  
Output active  
Output driven High Low  
0
0
0
0
1
1
1
1
0
1
1
1
x
0
1
1
x
x
0
1
Tri-state2  
Output active  
Output driven High Low  
Output active  
2
To initiate a save or restore using I C, only two bytes are  
transferred. The Device Address is issued with the read/write  
bit set to “0”, followed by the appropriate command code. The  
save or restore instruction executes after the STOP condition  
is issued by the Master, during which time the 5P49V5901 will  
not generate Acknowledge bits. The 5P49V5901 will  
1
1
1
0
0
0
0
1
1
x
0
1
0
0
0
Tri-state2  
Output active  
Output active  
1
1
1
1
1
1
0
1
1
x
0
1
0
0
0
Tri-state2  
acknowledge the instructions after it has completed execution  
Output active  
Output driven High Low  
Output driven High Low 1  
2
of them. During that time, the I C bus should be interpreted as  
busy by all other users of the bus.  
1
x
x
x
1
On power-up of the 5P49V5901, an automatic restore is  
performed to load the OTP contents into the internal  
programming registers. The 5P49V5901 will be ready to  
accept a programming instruction once it acknowledges its  
Note 1 : Global Shutdown  
Note 2 : Tri-state regardless of OEn bits  
2
Output Divides  
7-bit I C address.  
2
Each output divide block has a synchronizing POR pulse to  
provide startup alignment between outputs divides. This  
allows alignment of outputs for low skew performance. This  
low skew would also be realized between outputs that are  
both integer divides from the VCO frequency. This phase  
alignment works when using configuration with SEL1, SEL0.  
Availability of Primary and Secondary I C addresses to allow  
2
programming for multiple devices in a system. The I C slave  
address can be changed from the default 0xD4 to 0xD0 by  
programming the I2C_ADDR bit D0. VersaClock 5  
2
Programming Guide provides detailed I C programming  
guidelines and register map.  
2
2
For I C programming, I C reset is required.  
SD/OE Pin Function  
An output divide bypass mode (divide by 1) will also be  
provided, to allow multiple buffered reference outputs.  
The polarity of the SD/OE signal pin can be programmed to be  
either active HIGH or LOW with the SP bit (W16[1]). When SP  
is “0” (default), the pin becomes active LOW and when SP is  
“1”, the pin becomes active HIGH. The SD/OE pin can be  
configured as either to shutdown the PLL or to enable/disable  
the outputs. The SH bit controls the configuration of the  
SD/OE pin The SH bit needs to be high for SD/OE pin to be  
configured as SD.  
Each of the four output divides are comprised of a 12 bit  
integer counter, and a 24 bit fractional counter. The output  
divide can operate in integer divide only mode for improved  
performance, or utilize the fractional counters to generate a  
clock frequency accurate to 50 ppb.  
Each of the output divides also have structures capable of  
independently generating spread spectrum modulation on the  
frequency output.  
SP  
OUTn  
SD/OE Input  
The Output Divide also has the capability to apply a spread  
modulation to the output frequency. Independent of output  
frequency, a triangle wave modulation between 30 and 63kHz  
may be generated.  
OEn  
Global Shutdown  
OSn  
SH  
For all outputs, there is a bypass mode, to allow the output to  
behave as a buffered copy of the input.  
When configured as SD, device is shut down, differential  
outputs are driven High/low, and the single-ended LVCMOS  
outputs are driven low. When configured as OE, and outputs  
are disabled, the outputs are driven high/low.  
PROGRAMMABLE CLOCK GENERATOR  
8
NOVEMBER 11, 2016  

与5P49V5901_16相关器件

型号 品牌 描述 获取价格 数据表
5P49V5901_17 IDT Programmable Clock Generator

获取价格

5P49V5901A035NLGI IDT Clock Generator, PQCC24

获取价格

5P49V5901A035NLGI8 IDT Clock Generator, PQCC24

获取价格

5P49V5901A045NLGI IDT Clock Generator, PQCC24

获取价格

5P49V5901A045NLGI8 IDT Clock Generator, PQCC24

获取价格

5P49V5901A050NLGI IDT Clock Generator, PQCC24

获取价格