5秒后页面跳转
5962-8760902RA PDF预览

5962-8760902RA

更新时间: 2024-11-20 18:42:27
品牌 Logo 应用领域
德州仪器 - TI 输入元件逻辑集成电路
页数 文件大小 规格书
7页 117K
描述
AC SERIES, HEX 1-INPUT INVERT GATE, CDIP20, CERAMIC, DIP-20

5962-8760902RA 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP20,.3
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.49
系列:ACJESD-30 代码:R-GDIP-T20
负载电容(CL):50 pF逻辑集成电路类型:INVERTER
最大I(ol):0.024 A功能数量:6
输入次数:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3/5 VProp。Delay @ Nom-Sup:11 ns
传播延迟(tpd):10 ns认证状态:Not Qualified
施密特触发器:NO筛选级别:MIL-PRF-38535
子类别:Gates最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

5962-8760902RA 数据手册

 浏览型号5962-8760902RA的Datasheet PDF文件第2页浏览型号5962-8760902RA的Datasheet PDF文件第3页浏览型号5962-8760902RA的Datasheet PDF文件第4页浏览型号5962-8760902RA的Datasheet PDF文件第5页浏览型号5962-8760902RA的Datasheet PDF文件第6页浏览型号5962-8760902RA的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢃꢆ ꢇꢆ ꢈꢉ ꢊ  
ꢊ ꢃ ꢈꢀꢋꢌꢍ ꢎ ꢌꢀꢏ ꢁꢅꢄꢐ ꢑꢁ ꢑꢒꢀ ꢓꢔ ꢁꢌꢐꢏ ꢅꢑ ꢒꢁꢋ ꢎꢐ ꢌꢁꢕ ꢑ ꢀꢅꢔ ꢖꢖ ꢌꢋꢑ ꢐ  
SCLS599 − NOVEMBER 2004  
D OR PW PACKAGE  
(TOP VIEW)  
D
Qualification in Accordance With  
AEC-Q100  
D
Qualified for Automotive Applications  
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
L
D
Customer-Specific Configuration Control  
Can Be Supported Along With  
Major-Change Approval  
Q
Q
Q
Q
M
J
H
I
Q
N
Q
Q
F
12 CLR  
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive up to Ten LSTTL Loads  
E
11  
10  
9
Q
CLKI  
G
Q
CLKO  
CLKO  
D
Low Power Consumption, 80-µA Max I  
Typical t = 14 ns  
pd  
4-mA Output Drive at 5 V  
CC  
GND  
Low Input Current of 1 µA Max  
Allow Design of Either RC- or  
Crystal-Oscillator Circuits  
Contact factory for details. Q100 qualification data available on  
request.  
description/ordering information  
The SN74HC4060 device consists of an oscillator section and 14 ripple-carry binary counter stages. The  
oscillator configuration allows design of either RC- or crystal-oscillator circuits. A high-to-low transition on the  
clock (CLKI) input increments the counter. A high level at the clear (CLR) input disables the oscillator (CLKO  
goes high and CLKO goes low) and resets the counter to zero (all Q outputs low).  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
SOIC − D  
Reel of 2500  
Reel of 2000  
SN74HC4060QDRQ1  
SN74HC4060QPWRQ1  
HC4060Q  
HC4060Q  
−40°C to 125°C  
TSSOP − PW  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
FUNCTION  
CLK  
CLR  
L
No change  
Advance to next stage  
All outputs L  
L
X
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢋꢣ  
Copyright 2004, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-8760902RA相关器件

型号 品牌 获取价格 描述 数据表
5962-8760902RX TI

获取价格

AC SERIES, HEX 1-INPUT INVERT GATE, CDIP20, CERAMIC, DIP-20
5962-8760902SA TI

获取价格

AC SERIES, HEX 1-INPUT INVERT GATE, CDFP20, CERAMIC, FP-20
5962-8760902SX ETC

获取价格

Hex Inverter
5962-87610012A ROCHESTER

获取价格

NAND Gate,
5962-87610012A TI

获取价格

军用 3 通道、3 输入、2V 至 6V 与非门 | FK | 20 | -55 to 1
5962-87610012X ETC

获取价格

Triple 3-input NAND Gate
5962-8761001CA TI

获取价格

军用 3 通道、3 输入、2V 至 6V 与非门 | J | 14 | -55 to 12
5962-8761001CX ETC

获取价格

Triple 3-input NAND Gate
5962-8761001DA TI

获取价格

军用 3 通道、3 输入、2V 至 6V 与非门 | W | 14 | -55 to 12
5962-8761001DX ETC

获取价格

Triple 3-input NAND Gate