5秒后页面跳转
5962--9052605MUA PDF预览

5962--9052605MUA

更新时间: 2022-05-14 15:24:31
品牌 Logo 应用领域
德州仪器 - TI 数字信号处理器
页数 文件大小 规格书
48页 888K
描述
DIGITAL SIGNAL PROCESSOR

5962--9052605MUA 数据手册

 浏览型号5962--9052605MUA的Datasheet PDF文件第2页浏览型号5962--9052605MUA的Datasheet PDF文件第3页浏览型号5962--9052605MUA的Datasheet PDF文件第4页浏览型号5962--9052605MUA的Datasheet PDF文件第5页浏览型号5962--9052605MUA的Datasheet PDF文件第6页浏览型号5962--9052605MUA的Datasheet PDF文件第7页 
SMJ320C30  
DIGITAL SIGNAL PROCESSOR  
SGUS014H -- FEBRUARY 1991 -- REVISED JUNE 2004  
D
-- 5 5 °C to 125°C Operating Temperature  
Range, QML Processing  
D
D
D
Two 32-Bit External Ports  
(24- and 13-Bit Address)  
D
D
Processed to MIL-PRF-38535 (QML)  
Two Serial Ports With Support for  
8-/16-/24-/32-Bit Transfers  
Performance  
-- SMJ320C30-40 (50-ns Cycle)  
40 MFLOPS  
Packaging  
-- 181-Pin Grid Array Ceramic Package  
(GB Suffix)  
20 MIPS  
-- SMJ320C30-50 (40-ns Cycle)  
50 MFLOPS  
-- 196-Pin Ceramic Quad Flatpack With  
Nonconductive Tie-Bar (HFG Suffix)  
25 MIPS  
D
D
SMD Approval for 40- and 50-MHz Versions  
D
Two 1K-Word × 32-Bit Single-Cycle  
Dual-Access On-Chip RAM Blocks  
Two Address Generators With Eight  
Auxiliary Registers and Two Auxiliary  
Register Arithmetic Units (ARAUs)  
D
D
D
Validated Ada Compiler  
64-Word × 32-Bit Instruction Cache  
D
D
Zero-Overhead Loops With Single-Cycle  
Branches  
32-Bit Instruction and Data Words,  
24-Bit Addresses  
Interlocked Instructions for  
Multiprocessing Support  
D
D
D
40/32-Bit Floating-Point/Integer Multiplier  
and Arithmetic Logic Unit (ALU)  
D
D
32-Bit Barrel Shifter  
Parallel ALU and Multiplier Execution in a  
Single Cycle  
Eight Extended-Precision Registers  
(Accumulators)  
On-Chip Direct Memory Access (DMA)  
Controller for Concurrent I/O and CPU  
Operation  
D
D
D
D
Two- and Three-Operand Instructions  
Conditional Calls and Returns  
Block Repeat Capability  
D
D
Integer, Floating-Point, and Logical  
Operations  
Fabricated Using Enhanced Performance  
Implanted CMOS (EPICt) by Texas  
Instruments  
One 4K-Word × 32-Bit Single-Cycle  
Dual-Access On-Chip ROM Block  
D
Two 32-Bit Timers  
description  
The SMJ320C30 internal busing and special digital signal processor (DSP) instruction set has the speed and  
flexibility to execute up to 50 MFLOPS. The SMJ320C30 device optimizes speed by implementing functions  
inhardwarethatotherprocessorsimplementthroughsoftwareormicrocode.Thishardware-intensiveapproach  
provides performance previously unavailable on a single chip. The emphasis on total system cost has resulted  
in a less expensive processor that can be designed into systems currently using costly bit-slice processors.  
D
D
SMJ320C30-40: 50-ns single-cycle execution time, 5% supply  
SMJ320C30-50: 40-ns single-cycle execution time, 5% supply  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
Copyright © 2004, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443  

与5962--9052605MUA相关器件

型号 品牌 描述 获取价格 数据表
5962-9052605MXA TI DIGITAL SIGNAL PROCESSOR

获取价格

5962--9052605MXA TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9052605Q9A TI OTHER DSP, UUC204

获取价格

5962-9052605Q9B TI FLOATING-POINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIE

获取价格

5962-9052605QXC TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9052701M3A AMD TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)

获取价格