ꢀꢁ ꢂ ꢃ ꢄ ꢅꢆ ꢃꢅ ꢇꢈ ꢉ ꢊ
ꢋ ꢌꢍ ꢎꢏ ꢐꢑꢈ ꢒꢓ ꢍꢐ ꢑꢏ ꢉꢐ ꢈꢐ ꢏꢎꢌ ꢀꢐ ꢈ ꢑꢎꢌ ꢓꢔ ꢍ ꢆꢕ ꢀ ꢀꢍ ꢔ
ꢇꢑꢍ ꢖ ꢑ ꢈ ꢍ ꢍ ꢉ ꢉ ꢐꢕ
SGUS019D − NOVEMBER 1995 − REVISED JANUARY 2007
D
D
D
D
D
D
Military Operating Temperature Range
D
D
D
D
Two 32-Bit Timers With Control and
Counter Registers
−55°C to 125°C, QML Processing
Fast Instruction Cycle Time of 50 ns and
40 ns
Validated Ada Compiler
64-Word × 32-Bit Instruction Cache
Two 1K-Word × 32-Bit Single-Cycle
Dual-Access On-Chip RAM Blocks
On-Chip Direct Memory Access (DMA)
Controller for Concurrent I/O and CPU
Operation
32-Bit Instruction and Data Words,
24-Bit Addresses
D
D
D
One 4K × 32-Bit Single-Cycle Dual-Access
On-Chip ROM Block
Integer, Floating-Point, and Logical
Operations
Two 32-Bit External Ports (24- and 13-Bit
Addresses)
40- or 32-Bit Floating-Point/Integer
Multiplier and Arithmetic Logic Unit (ALU)
Two Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
D
24 × 24-Bit Integer Multiplier, 32-Bit Product
32 × 32-Bit Floating-Point Multiplier,
40-Bit Product
D
D
D
D
D
D
D
Zero-Overhead Loops With Single-Cycle
Branches
D
Parallel ALU and Multiplier Execution in a
Single Cycle
Interlocked Instructions for
Multiprocessing Support
D
32-Bit Barrel Shifter
Two- and Three-Operand Instructions
Conditional Calls and Returns
Block-Repeat Capability
D
Eight Extended-Precision Registers
(Accumulators)
D
D
Circular and Bit-Reversed Addressing
Capabilities
Fabricated Using Enhanced Performance
Implanted CMOS (EPIC) Technology by
Texas Instruments
Two Independent Bidirectional Serial Ports
With Support for 8-, 16-, 24-, or 32-Bit
Transfers
description
The SMJ320C30KGDB digital signal processor (DSP) is a high-performance, 32-bit floating-point processor
manufactured in 0.72-µm, double-level metal CMOS technology.
The SMJ320C30KGDB internal busing and special digital-signal-processing instruction set have the speed and
flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SMJ320C30KGDB
optimizes speed by implementing functions in hardware that other processors implement through software or
microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.
The SMJ320C30KGDB can perform parallel multiply and ALU operations on integer or floating-point data in a
single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated
ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short
machine-cycle time. High performance and ease of use are results of these features.
The large address space, multiprocessor interface, internally and externally generated wait states, two external
interface ports, two timers, two serial ports, and multiple interrupt structure enhanced general-purpose
applications. The SMJ320C30KGDB supports a wide variety of system applications from host processor to
dedicated coprocessor.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
ꢓ
ꢓ
ꢔ
ꢍ
ꢧ
ꢉ
ꢢ
ꢞ
ꢗ
ꢆ
ꢠ
ꢏ
ꢡ
ꢫ
ꢐ
ꢛ
ꢍ
ꢙ
ꢜ
ꢑ
ꢚ
ꢉ
ꢎ
ꢏ
ꢎ
ꢘ
ꢙ
ꢣ
ꢢ
ꢚ
ꢛ
ꢡ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢙ
ꢟ
ꢟ
ꢘ
ꢘ
ꢤ
ꢛ
ꢛ
ꢜ
ꢙ
ꢙ
ꢛ
ꢘ
ꢠ
ꢠ
ꢤ
ꢠ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢠ
ꢙ
ꢛ
ꢚ
ꢤ
ꢢ
ꢥ
ꢠ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢬ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢧ
ꢟ
ꢟ
ꢣ
ꢠ
ꢣ
ꢨ
Copyright 2007, Texas Instruments Incorporated
ꢍ ꢙ ꢤ ꢜ ꢛꢧ ꢢꢡ ꢟꢠ ꢡꢛ ꢝꢤ ꢦꢘ ꢞꢙ ꢟ ꢟꢛ ꢁꢐ ꢌꢒ ꢓꢔ ꢋ ꢒꢃꢮꢯ ꢃꢯꢰ ꢞꢦꢦ ꢤꢞ ꢜ ꢞ ꢝꢣ ꢟꢣꢜ ꢠ ꢞ ꢜ ꢣ ꢟꢣ ꢠꢟꢣ ꢧ
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢏ
ꢣ
ꢪ
ꢞ
ꢐ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢜ
ꢧ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢓ
ꢜ
ꢛ
ꢧ
ꢟ
ꢘ
ꢛ
ꢡ
ꢣ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢢ ꢙꢦ ꢣꢠꢠ ꢛ ꢟꢩꢣ ꢜ ꢫꢘ ꢠꢣ ꢙ ꢛꢟꢣ ꢧꢨ ꢍ ꢙ ꢞꢦ ꢦ ꢛ ꢟꢩꢣ ꢜ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢠ ꢰ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛ ꢙ
ꢭ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
ꢟ
ꢣ
ꢠ
ꢟ
ꢘ
ꢙ
ꢛ
ꢚ
ꢞ
ꢦ
ꢦ
ꢤ
ꢞ
ꢜ
ꢞ
ꢝ
ꢣ
ꢟ
ꢣ
ꢜ
ꢠ
ꢨ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443