Datasheet > 552EB10M000G

552EB10M000G

更新时间： 2024-11-14 04:58:47

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
12页	217K
描述
Oscillator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

552EB10M000G 数据手册

Si552

PRELIMINARY DATA SHEET

DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)

Features

ꢀ

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

ꢀ

Internal fixed crystal frequency

ensures high reliability and low

aging

Si5602

ꢀ

Two selectable output frequencies ꢀ Available CMOS, LVPECL, LVDS

& CML outputs

3rd generation DSPLL with superior

jitter performance

ꢀ

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

ꢀ

3x better frequency stability than

SAW-based oscillators

ꢀ

Pb-free/RoHS-compliant

Ordering Information:

Applications

See page 8.

ꢀ

SONET/SDH

xDSL

10 GbE LAN / WAN

ꢀ

Low-jitter clock generation

Optical Modules

Clock and data recovery

Pin Assignments:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL circuitry to provide a very low jitter clock for all output frequencies.

(Top View)

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

V_C

V_DD

CLK–

CLK+

GND

Functional Block Diagram

V_DD

CLK-

CLK+

Any-rate

10–1400 MHz

DSPLL^®

Fixed

Frequency XO

Clock Synthesis

ADC

V_C

GND

Preliminary Rev. 0.3 5/06

Si552

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

12 3 4 5 6 7...12

中文翻译

下载PDF

与552EB10M000G相关器件

型号	品牌	获取价格	描述	数据表
552EB10M000GR	SILICON	获取价格	Oscillator
552EB1213M000G	SILICON	获取价格	Oscillator
552EB1213M000GR	SILICON	获取价格	Oscillator
552EB1417M000G	SILICON	获取价格	Oscillator
552EB1417M000GR	SILICON	获取价格	Oscillator
552EB622M080BG	SILICON	获取价格	DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
552EB622M080BGR	SILICON	获取价格	DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
552EB945M000GR	SILICON	获取价格	Oscillator
552EB970M000G	SILICON	获取价格	Oscillator
552EC000579DG	SILICON	获取价格	Oscillator, 10MHz Min, 945MHz Max, 29.5MHz Nom