5秒后页面跳转
54AC74 PDF预览

54AC74

更新时间: 2024-01-01 06:15:10
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
28页 403K
描述
Rad-hard advanced high-speed 5 V CMOS logic series

54AC74 技术参数

生命周期:Obsolete包装说明:QCCN,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.57系列:AC
JESD-30 代码:S-CQCC-N20长度:8.89 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:1功能数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装形状:SQUARE封装形式:CHIP CARRIER
传播延迟(tpd):17.5 ns认证状态:Not Qualified
筛选级别:MIL-STD-883 Class B座面最大高度:1.905 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:8.89 mm最小 fmax:95 MHz
Base Number Matches:1

54AC74 数据手册

 浏览型号54AC74的Datasheet PDF文件第2页浏览型号54AC74的Datasheet PDF文件第3页浏览型号54AC74的Datasheet PDF文件第4页浏览型号54AC74的Datasheet PDF文件第5页浏览型号54AC74的Datasheet PDF文件第6页浏览型号54AC74的Datasheet PDF文件第7页 
54ACxxxx, 54ACTxxxx  
Rad-hard advanced high-speed 5 V CMOS logic series  
Data brief  
Features  
2 to 6 V operating voltage  
High speed T = 4.5 ns (typ.)  
PD  
Low DC power dissipation: 8 µA max.  
Symmetrical 24 mA output characteristics  
Flat-14  
DIL-14  
High noise immunity: 28% of min. V  
Power-down input protection  
Balanced propagation delays  
CC  
Improved electrical latch-up immunity  
Controlled rise and fall times  
Operating temperature: - 55 to 150 °C  
Hermetic packages  
Flat-16  
DIL-16  
Rad-hard: 300 kRad TID at any Mil1019 dose  
rates  
SEL immune to 110 MeV/cm²/mg LET ions  
RHA QML-V qualified  
Same die and electrical specification for  
engineering and flight models  
Flat-20  
DIL-20  
Description  
The 54AC and 54ACT series represent over 60  
product types with different high-speed CMOS  
functions, specifically designed to meet the  
radiation requirements of the aerospace industry.  
They include a large set of gates, flip-flops,  
multiplexers, counters, bus interfaces, and several  
other functions. Their radiation hardness,  
immunity from single event latch-up (SEL) and  
single event upset (SEU), and housing in  
Flat-48  
The upper metallic lid is not electrically connected to any  
pins, nor to the IC die inside the package.  
hermetic packages make them suitable for the  
most difficult environmental conditions. The  
complete specification for each type is available  
from the DSCC web site: www.dscc.dla.mil.  
STMicroelectronics guarantees full compliance of  
qualified parts with these DSCC specifications.  
April 2012  
Doc ID 17352 Rev 3  
1/28  
For further information contact your local STMicroelectronics sales office.  
www.st.com  
1

与54AC74相关器件

型号 品牌 描述 获取价格 数据表
54AC74D NSC Dual D-Type Positive Edge-Triggered Flip-Flop

获取价格

54AC74DM TI IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERA

获取价格

54AC74DMQB NSC IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERA

获取价格

54AC74F NSC Dual D-Type Positive Edge-Triggered Flip-Flop

获取价格

54AC74FM TI AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC

获取价格

54AC74FMQB NSC IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERA

获取价格