5秒后页面跳转
54AC377LMQB PDF预览

54AC377LMQB

更新时间: 2024-11-09 20:25:07
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
10页 224K
描述
AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20

54AC377LMQB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QCCN, LCC20,.35SQReach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.58
其他特性:WITH HOLD MODE系列:AC
JESD-30 代码:S-CQCC-N20JESD-609代码:e0
长度:8.89 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:75000000 Hz
最大I(ol):0.012 A位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装等效代码:LCC20,.35SQ
封装形状:SQUARE封装形式:CHIP CARRIER
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3/5 V传播延迟(tpd):15 ns
认证状态:Not Qualified筛选级别:MIL-STD-883 Class B
座面最大高度:1.905 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:NO LEAD
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:8.89 mm最小 fmax:95 MHz
Base Number Matches:1

54AC377LMQB 数据手册

 浏览型号54AC377LMQB的Datasheet PDF文件第2页浏览型号54AC377LMQB的Datasheet PDF文件第3页浏览型号54AC377LMQB的Datasheet PDF文件第4页浏览型号54AC377LMQB的Datasheet PDF文件第5页浏览型号54AC377LMQB的Datasheet PDF文件第6页浏览型号54AC377LMQB的Datasheet PDF文件第7页 
February 1999  
54AC377 54ACT377  
Octal D Flip-Flop with Clock Enable  
n Ideal for addressable register applications  
n Clock enable for address and data synchronization  
applications  
n Eight edge-triggered D flip-flops  
n Buffered common clock  
General Description  
The ’AC/’ACT377 has eight edge-triggered, D-type flip-flops  
with individual D inputs and Q outputs. The common buff-  
ered Clock (CP) input loads all flip-flops simultaneously,  
when the Clock Enable (CE) is LOW.  
n Outputs source/sink 24 mA  
n See ’273 for master reset version  
n See ’373 for transparent latch version  
n See ’374 for TRI-STATE® version  
n ’ACT377 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC377: 5962-88702  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
The CE input must be stable only one setup time prior to the  
LOW-to-HIGH clock transition for predictable operation.  
Features  
n ICC reduced by 50%  
— ’ACT377: 5962-87697  
Logic Symbols  
IEEE/IEC  
DS100290-1  
DS100290-2  
Pin  
Description  
Names  
D0–D7  
CE  
Data Inputs  
Clock Enable (Active LOW)  
Data Outputs  
Q0–Q7  
CP  
Clock Pulse Input  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1999 National Semiconductor Corporation  
DS100290  
www.national.com  

与54AC377LMQB相关器件

型号 品牌 获取价格 描述 数据表
54AC377MW8 TI

获取价格

IC AC SERIES, OCTAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, UUC20, FF/Latch
54AC378 NSC

获取价格

Parallel D Register with Enable
54AC378DCQB NSC

获取价格

Parallel D Register with Enable
54AC378DCQR NSC

获取价格

Parallel D Register with Enable
54AC378DCX NSC

获取价格

Parallel D Register with Enable
54AC378DMQB FAIRCHILD

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, CDIP16,
54AC378DMQB NSC

获取价格

Parallel D Register with Enable
54AC378DMQB TI

获取价格

AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16
54AC378DMQR NSC

获取价格

Parallel D Register with Enable
54AC378DMX NSC

获取价格

Parallel D Register with Enable