54191

更新时间： 2024-10-27 22:36:35

品牌	Logo	应用领域
美国国家半导体 - NSC		计数器
页数	文件大小	规格书
6页	132K
描述
Synchronous Up/Down 4-Bit Binary Counter with Mode Control

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

54191 数据手册

June 1989

54191/DM54191/DM74191 Synchronous Up/Down

4-Bit Binary Counter with Mode Control

General Description

This circuit is a synchronous, reversible, up/down counter.

The 191 is a 4-bit binary counter. Synchronous operation is

provided by having all flip-flops clocked simultaneously so

that the outputs change simultaneously when so instructed

by the steering logic. This mode of operation eliminates the

output counting spikes normally associated with asynchro-

nous (ripple clock) counters.

Two outputs have been made available to perform the cas-

cading function: ripple clock and maximum/minimum count.

The latter output produces a high-level output pulse with a

duration approximately equal to one complete cycle of the

clock when the counter overflows or underflows. The ripple

clock output produces a low-level output pulse equal in

width to the low-level portion of the clock input when an

overflow or underflow condition exists. The counters can be

easily cascaded by feeding the ripple clock output to the

enable input of the succeeding counter if parallel clocking is

used, or to the clock input if parallel enabling is used. The

maximum/minimum count output can be used to accom-

plish look-ahead for high-speed operation.

The outputs of the four master-slave flip-flops are triggered

on a low-to-high level transition of the clock input, if the

enable input is low. A high at the enable input inhibits count-

ing. Level changes at either the enable input or the down/

up input should be made only when the clock input is high.

The direction of the count is determined by the level of the

down/up input. When low, the counter counts up and when

high, it counts down.

Features

Single down/up count control line

This counter is fully programmable; that is, the outputs may

be preset to either level by placing a low on the load input

and entering the desired data at the data inputs. The output

will change independent of the level of the clock input. This

feature allows the counters to be used as modulo-N dividers

by simply modifying the count length with the preset inputs.

Count enable control input

Ripple clock output for cascading

Asynchronously presettable with load control

Parallel outputs

Cascadable for n-bit applications

The clock, down/up, and load inputs are buffered to lower

the drive requirement; which significantly reduces the num-

ber of clock drivers, etc., required for long parallel words.

Alternate Military/Aerospace device (54191) is avail-

able. Contact a National Semiconductor Sales Office/

Distributor for specifications.

Connection Diagram

Dual-In-Line Package

TL/F/6562–1

Order Number 54191DMQB, 54191FMQB,

DM54191J, DM54191W or DM74191N

See NS Package Number J16A, N16E or W16A

1995 National Semiconductor Corporation

TL/F/6562

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6

中文翻译

下载PDF

与54191相关器件

型号	品牌	获取价格	描述	数据表
5419-12-0	POMONA	获取价格	Interconnection Device
5419-18-2	POMONA	获取价格	Interconnection Device
54191DM	FAIRCHILD	获取价格	Binary Counter, Synchronous, Bidirectional, TTL, CDIP16,
54191DMQB	NSC	获取价格	Synchronous Up/Down 4-Bit Binary Counter with Mode Control
54191-F004	AMPHENOL	获取价格	Fiber Optic FC Connector, 8.3/125um, Single Mode, Simplex
54191FM	FAIRCHILD	获取价格	Binary Counter, Synchronous, Bidirectional, TTL, CDFP16,
54191FMQB	NSC	获取价格	Synchronous Up/Down 4-Bit Binary Counter with Mode Control
54191J/B	ROCHESTER	获取价格	Decade Counter,
54191W/B	ROCHESTER	获取价格	Decade Counter,
54192	TI	获取价格	Counter

与54191相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

13
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

54191

54191 数据手册

与54191相关器件

与54191相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

54191

54191 数据手册

与54191相关器件

与54191相关文章

您还可以找

您在本页遇到什么问题？