Datasheet > 533FA970M000DGR

533FA970M000DGR

更新时间： 2024-11-09 05:09:15

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
12页	225K
描述
Oscillator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

533FA970M000DGR 数据手册

Si533

REVISION D

DUAL FREQUENCY CRYSTAL OSCILLATOR (XO)

(10 MHZ TO 1.4 GHZ)

Features

ꢀ

Available with any-rate output

ꢀ

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Si5602

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

2 selectable output frequencies

ꢀ

3rd generation DSPLL with superior

ꢀ

jitter performance

ꢀ

3x better frequency stability than

SAW-based oscillators

Pin 1 output enable (OE)

ꢀ

Pb-free/RoHS-compliant

Applications

Ordering Information:

See page 7.

ꢀ

SONET/SDH

Networking

SD/HD video

ꢀ

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

Description

The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL circuitry to provide a low jitter clock at high frequencies. The Si533

(Top View)

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is

required for each output frequency, the Si533 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si533 IC based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

V_DD

CLK–

CLK+

GND

LVDS/LVPECL/CML

Functional Block Diagram

V_DD

CLK– CLK+

Any-rate

10–1400 MHz

DSPLL®

Clock

Synthesis

GND

CLK+

Fixed

Frequency

CMOS

GND

Rev. 1.1 6/07

Si533

12 3 4 5 6 7...12

中文翻译

下载PDF

与533FA970M000DGR相关器件

型号	品牌	获取价格	描述	数据表
533FAFREQDG	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533FAFREQDGR	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533FB1417M000DG	SILICON	获取价格	Oscillator
533FBFREQDG	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533FBFREQDGR	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533FC000108DG	SILICON	获取价格	Oscillator
533FC945M000DGR	SILICON	获取价格	Oscillator
533FCFREQDG	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533FCFREQDGR	SILICON	获取价格	LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533-FREQ-DM0	FOX	获取价格	HCMOS Output Clock Oscillator, 1.8MHz Min, 160MHz Max, ROHS AND REACH COMPLIANT, SMD, 4 PI

与533FA970M000DGR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

19
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

17
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

39
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

533FA970M000DGR

533FA970M000DGR 数据手册

与533FA970M000DGR相关器件

与533FA970M000DGR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

533FA970M000DGR

533FA970M000DGR 数据手册

与533FA970M000DGR相关器件

与533FA970M000DGR相关文章

您还可以找

您在本页遇到什么问题？