5秒后页面跳转
501MIT PDF预览

501MIT

更新时间: 2024-11-11 19:50:23
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
9页 225K
描述
Clock Generator, 140MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

501MIT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.150 INCH, SOIC-8
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.05其他特性:ALSO OPERATES AT 5V SUPPLY
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:4.9 mm湿度敏感等级:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:140 MHz
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:3.3/5 V
主时钟/晶体标称频率:50 MHz认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Clock Generators
最大供电电压:5.25 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

501MIT 数据手册

 浏览型号501MIT的Datasheet PDF文件第2页浏览型号501MIT的Datasheet PDF文件第3页浏览型号501MIT的Datasheet PDF文件第4页浏览型号501MIT的Datasheet PDF文件第5页浏览型号501MIT的Datasheet PDF文件第6页浏览型号501MIT的Datasheet PDF文件第7页 
DATASHEET  
LOCO™ PLL CLOCK MULTIPLIER  
ICS501  
Description  
Features  
TM  
The ICS501 LOCO is the most cost effective way to  
Packaged as 8-pin SOIC, MSOP, or die  
generate a high-quality, high-frequency clock output from a  
lower frequency crystal or clock input. The name LOCO  
stands for Low Cost Oscillator, as it is designed to replace  
crystal oscillators in most electronic systems. Using  
Phase-Locked Loop (PLL) techniques, the device uses a  
standard fundamental mode, inexpensive crystal to  
produce output clocks up to 160 MHz.  
Available in RoHS 5 (green) or RoHS 6 (green and lead  
free) compliant packaging  
IDT’s lowest cost PLL clock  
Zero ppm multiplication error  
Input crystal frequency of 5 - 27 MHz  
Input clock frequency of 2 - 50 MHz  
Output clock frequencies up to 160 MHz  
Extremely low jitter of 25 ps (one sigma)  
Compatible with all popular CPUs  
Duty cycle of 45/55 up to 160 MHz  
Nine selectable frequencies  
Stored in the chip’s ROM is the ability to generate nine  
different multiplication factors, allowing one chip to output  
many common frequencies (see table on page 2).  
The device also has an output enable pin which tri-states  
the clock output when the OE pin is taken low.  
This product is intended for clock generation. It has low  
output jitter (variation in the output period), but input to  
output skew and jitter are not defined or guaranteed. For  
applications which require defined input to output skew, use  
the ICS570B.  
Operating voltage of 3.3 V or 5.0 V  
Tri-state output for board level testing  
25 mA drive capability at TTL levels  
Ideal for oscillator replacement  
Industrial temperature version available  
Advanced, low-power CMOS process  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
Not recommended for new designs. Use the IDT5V40501 for all new designs.  
Block Diagram  
VDD  
2
S1:0  
PLL Clock  
Multiplier  
Circuitry  
X1/ICLK  
CLK  
Crystal or  
Clock input  
Crystal  
Oscillator  
and ROM  
X2  
Optional crystal capacitors  
OE  
GND  
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER  
1
ICS501  
REV Q 092209  

与501MIT相关器件

型号 品牌 获取价格 描述 数据表
501MLF IDT

获取价格

LOCO™ PLL CLOCK MULTIPLIER
501MLFT IDT

获取价格

LOCO PLL CLOCK MULTIPLIER Zero ppm multiplication error
501NAE100M000DAF SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAE100M000DAFR SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAE100M000DAGR SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAK100M000BAF SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAK100M000BAFR SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAK100M000BAG SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAK100M000BAGR SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501NAK100M000CAF SILICON

获取价格

LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4