Datasheet > 501CCH100M000CAG

501CCH100M000CAG

更新时间： 2024-10-28 17:41:47

品牌	Logo	应用领域
芯科 - SILICON		机械振荡器
页数	文件大小	规格书
7页	505K
描述
LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

501CCH100M000CAG 技术参数

生命周期：	Obsolete	Reach Compliance Code：	unknown
风险等级：	5.84	其他特性：	ENABLE/DISABLE FUNCTION; TAPE
最长下降时间：	1.6 ns	频率调整-机械：	NO
频率稳定性：	20%	JESD-609代码：	e4
安装特点：	SURFACE MOUNT	标称工作频率：	100 MHz
最高工作温度：	85 °C	最低工作温度：	-40 °C
振荡器类型：	LVCMOS	输出负载：	15 pF
物理尺寸：	3.2mm x 2.5mm x 0.9mm	最长上升时间：	1.6 ns
标称供电电压：	2.5 V	表面贴装：	YES
最大对称度：	55/45 %	端子面层：	GOLD OVER NICKEL
Base Number Matches：	1

501CCH100M000CAG 数据手册

Si501/2/3/4

LVCMOS CMEMS^®Programmable Oscillator Series

6. The Si502 OE pin has three (3) states: OE High = Freq 1; OE Weak High = Freq 2; OE Low is configurable.

Selected Electrical Specifications

V_DD= +1.71 V to +3.63 V, T_A= -40 to 85 ºC unless stated otherwise.

Parameter

Frequency Range

Supply Voltage

Symbol

F_CLK

V_DD

Test Condition/Comment

Programmable family range

Min

0.032

1.71

—

-20

-30

-50

0.4

Typ

—

1.7

3.9

1.7

3.9

670

0.3

—

0.7

1.3

Max

100

3.63

2.5

4.9

2.5

4.9

890

+20

+30

+50

1.2

1.6

Unit

MHz

A

Supports continuous V_DDfrom Min to Max

3.3 V_DD, F_CLK= 1 MHz, 4 pF, Low Power mode

3.3 V_DD, F_CLK= 1 MHz, 4 pF, Low Jitter mode

Stop mode, F_CLK= 1 MHz, Low Power mode

Stop mode, F_CLK= 1 MHz, Low Jitter mode

Doze mode

Supply Current

I_DD1

Static Supply Current¹

Frequency Stability²

I_DD2

Sleep mode

A

ppm

F_STAB

TA = -20 ºC to +70 ºC, -40 ºC to +85 ºC

1^stoption code = A⁴or H⁴

1^stoption code = B, C, D, J, K, L

1^stoption code = E, M

CMOS Rise/Fall Time³

T_R/T_F

1^stoption code = F, N

1^stoption code = G, P

F_CLK= 100 MHz, Low Jitter mode

Cycle-to-Cycle Jitter

Period Jitter Pk-Pk

Period Jitter

J_CCPP

J_PPKPK

J_PRMS



—

ps pk-pk

ps rms

1^stoption code = H

F_CLK= 100 MHz, Low Jitter mode

1^stoption code = H

F_CLK= 100 MHz, Low Jitter mode

1.6

1.3

1^stoption code = H

F_CLK= 75 MHz, F_OFFSET= 900 kHz - 7.5 MHz

Low Jitter mode, 1^stoption code = H

Drive strength selected such that T_R/T_F

(20% to 80%) < 10 % of period

Phase Jitter⁵

Duty Cycle

Input High Voltage

Input Low Voltage

Output High Voltage

Output Low Voltage

V_IH

V_IL

V_OH

V_OL

0.7 x V_DD

—

0.9 x V_DD

—

0.3 x V_DD

—

0.1 x V_DD

1. Si501 supports OE/mode functionality. Si502 supports OE/mode and FS functionality. Si503 supports only FS functionality. See data

sheet functional description section for more information.

2. Frequency stability includes initial tolerance, solder shift, operating temp range, rated power supply voltage change, load change, 10-year

aging, shock, and vibration.

3. C_L= 15 pF, T_R/T_F(20% to 80%), 3.3 V unless otherwise stated. See datasheet for additional T_R/T_Foptions.

4. Recommended series termination resistor (R_S) = 24.9  for Z₀=50 .

5. Integrated phase jitter exceeds some high-performance data communications system requirements. See AN783 for more information.

Absolute Maximum Ratings¹

Condition

Parameter

Storage Temperature

Supply Voltage

Symbol

Rating

-55 to 125

-0.5 to 3.8

0.5 to V_DD+0.3

2000

Unit

ºC

T_S

V_DD

Input Voltage

V_IN

ESD HBM (JESD22-A114)

ESD CDM

Solder Temp²

HBM

CDM

T_PEAK

T_P

500

260

ºC

Solder Time at T_PEAK

20-40

Max Junction Temp

T_J

125

ºC

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not

implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020.

Revision 0.72

www.silabs.com/cmems

123 4 5 6 7

中文翻译

下载PDF

与501CCH100M000CAG相关器件

型号	品牌	获取价格	描述	数据表
501CCK100M000DAFR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501CCKM032000DAFR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
501CCL100M000CAF	SILICON	获取价格	LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501CCL100M000CAFR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501CCL100M000CAGR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 100MHz Nom, DFN-4
501CCLM032000BAFR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
501CCLM032000BAG	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
501CCLM032000BAGR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
501CCLM032000CAFR	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
501CCLM032000DAF	SILICON	获取价格	LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4

与501CCH100M000CAG相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

12
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

12
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

501CCH100M000CAG

501CCH100M000CAG 技术参数

501CCH100M000CAG 数据手册

与501CCH100M000CAG相关器件

与501CCH100M000CAG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

501CCH100M000CAG

501CCH100M000CAG 技术参数

501CCH100M000CAG 数据手册

与501CCH100M000CAG相关器件

与501CCH100M000CAG相关文章

您还可以找

您在本页遇到什么问题？