5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> 3D3424D-1.5
3D3424D-1.5 PDF预览

3D3424D-1.5

更新时间： 2024-11-25 02:55:59
品牌 Logo 应用领域
DATADELAY 延迟线
页数 文件大小 规格书
6页 359K
描述
MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE

阅读下载

中文翻译

获取价格

3D3424D-1.5 数据手册

 浏览型号3D3424D-1.5的Datasheet PDF文件第2页浏览型号3D3424D-1.5的Datasheet PDF文件第3页浏览型号3D3424D-1.5的Datasheet PDF文件第4页浏览型号3D3424D-1.5的Datasheet PDF文件第5页浏览型号3D3424D-1.5的Datasheet PDF文件第6页 
3D3424  
MONOLITHIC QUAD 4-BIT  
PROGRAMMABLE DELAY LINE  
(SERIES 3D3424)  
FEATURES  
PACKAGES  
•
•
•
•
•
•
•
•
•
•
•
Four indep’t programmable lines on a single chip  
I1  
SC  
I2  
I3  
I4  
1
2
3
4
5
6
7
14  
VDD  
All-silicon CMOS technology  
13  
12  
11  
10  
9
AL  
Low quiescent current (5mA typical)  
Leading- and trailing-edge accuracy  
O1  
SO  
O2  
O3  
O4  
I1  
SC  
I2  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VDD  
AL  
Vapor phase, IR and wave solderable  
Increment range: 1ns through 300ns  
Delay tolerance: 3% or 2ns (see Table 1)  
Line-to-line matching: 1% or 1ns typical  
Temperature stability: ±1.5% typical (-40C to 85C)  
Vdd stability: ±0.5% typical (3.0V to 3.6V)  
Minimum input pulse width: 10% of total delay  
O1  
SO  
O2  
O3  
O4  
I3  
SI  
GND  
I4  
SI  
8
GND  
8
SOIC-14  
DIP-14  
3D3424D-xx  
3D3424-xx  
For mechanical dimensions, click here.  
For package marking details, click here.  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The 3D3424 device is a small, versatile, quad 4-bit programmable  
monolithic delay line. Delay values, programmed via the serial interface,  
can be independently varied over 15 equal steps. The step size (in ns) is  
determined by the device dash number. Each input is reproduced at the  
corresponding output without inversion, shifted in time as per user  
selection. For each line, the delay time is given by:  
I1-I4  
Signal Inputs  
O1-O4 Signal Outputs  
AL  
SC  
SI  
Address Latch In  
Serial Clock In  
Serial Data In  
SO  
Serial Data Out  
VDD 3.3V  
TDn = T0 + An * TI  
GND Ground  
where T0 is the inherent delay, An is the delay address of the n-th line  
and TI is the delay increment (dash number). The desired addresses are  
shifted into the device via the SC and SI inputs, and the addresses are latched using the AL input. The  
serial interface can also be used to enable/disable each delay line. The 3D3424 operates at 3.3 volts and  
has a typical T0 of 9ns. The 3D3424 is CMOS-compatible, capable of sourcing or sinking 4mA loads, and  
features both rising- and falling-edge accuracy. The device is offered in a standard 14-pin auto-insertable  
DIP and a space saving surface mount 14-pin SOIC.  
TABLE 1: PART NUMBER SPECIFICATIONS  
DELAYS & TOLERANCES (NS)  
INPUT RESTRICTIONS  
Part  
Delay  
Step  
Inherent  
Total  
Relative  
Max Frequency  
Min Pulse Width  
Number  
Delay  
Delay  
Tolerance  
Recom’d Absolute Recom’d  
Absolute  
3D3424-1  
3D3424-1.5  
3D3424-2  
3D3424-4  
3D3424-5  
3D3424-10  
3D3424-15  
3D3424-20  
3D3424-40  
3D3424-50  
3D3424-100  
3D3424-200  
3D3424-300  
3% or 0.50ns 13.8 MHz 166 MHz  
3% or 0.50ns 10.5 MHz 111 MHz  
36 ns  
48 ns  
3.0 ns  
1.0 ± 0.50 9.0 ± 2.0  
1.5 ± 0.75 9.0 ± 2.0  
2.0 ± 1.00 9.0 ± 2.0  
4.0 ± 2.00 9.0 ± 2.0  
5.0 ± 2.50 9.0 ± 2.0  
10 ± 2.50 9.0 ± 2.0  
15 ± 3.75 9.0 ± 2.0  
20 ± 5.00 9.0 ± 2.0  
40 ± 10.0 9.0 ± 2.0  
50 ± 10.0 9.0 ± 2.0  
100 ± 12.5 9.0 ± 2.0  
24.0 ± 2.0  
31.5 ± 2.0  
39.0 ± 2.0  
69.0 ± 2.0  
84.0 ± 2.5  
159 ± 5.0  
234 ± 7.5  
309 ± 10  
609 ± 20  
759 ± 25  
1509 ± 50  
4.5 ns  
3% or 0.75ns  
3% or 0.75ns  
3% or 0.75ns  
3% or 1.25ns  
3% or 1.88ns  
3% or 2.50ns  
3% or 5.00ns  
3% or 6.25ns  
3% or 12.5ns  
3% or 25.0ns  
3% or 37.5ns  
8.5 MHz  
4.8 MHz  
4.0 MHz  
2.1 MHz  
1.4 MHz  
1.0 MHz  
550 KHz  
440 KHz  
220 KHz  
110 KHz  
74 KHz  
83 MHz  
41 MHz  
33 MHz  
33 MHz  
22 MHz  
16 MHz  
8.3 MHz  
6.6 MHz  
3.3 MHz  
1.6 MHz  
1.1 MHz  
59 ns  
6.0 ns  
104 ns  
126 ns  
239 ns  
351 ns  
464 ns  
914 ns  
1.2 us  
2.3 us  
4.5 us  
6.8 us  
12.0 ns  
15.0 ns  
15.0 ns  
22.5 ns  
30.0 ns  
60.0 ns  
75.0 ns  
150 ns  
300 ns  
450 ns  
200 ± 20.0 9.0 ± 2.0 3009 ± 100  
300 ± 30.0 9.0 ± 2.0 4509 ± 150  
NOTE: Any increment between 1ns and 300ns not shown is also available as standard  
See page 4 for details regarding input restrictions  
2006 Data Delay Devices  
Doc #06020  
6/6/2006  
DATA DELAY DEVICES, INC.  
1
3 Mt. Prospect Ave. Clifton, NJ 07013  
123456

中文翻译

下载PDF

与3D3424D-1.5相关器件

型号 品牌 获取价格 描述 数据表
3D3424D-10 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-100 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-15 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-2 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-20 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-200 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-300 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-4 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-40 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D3424D-5 DATADELAY

获取价格

 		MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE

与3D3424D-1.5相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证