5秒后页面跳转
3771G-18LF PDF预览

3771G-18LF

更新时间: 2024-10-30 19:49:59
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 175K
描述
PLL Based Clock Driver, 3771 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 0.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28

3771G-18LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:0.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.75
系列:3771输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:4最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

3771G-18LF 数据手册

 浏览型号3771G-18LF的Datasheet PDF文件第2页浏览型号3771G-18LF的Datasheet PDF文件第3页浏览型号3771G-18LF的Datasheet PDF文件第4页浏览型号3771G-18LF的Datasheet PDF文件第5页浏览型号3771G-18LF的Datasheet PDF文件第6页浏览型号3771G-18LF的Datasheet PDF文件第7页 
DATASHEET  
DTV, STB CLOCK SOURCE  
ICS3771-18  
Description  
Features  
The ICS3771-18 provides clock generation and  
conversion for clock rates commonly needed in HDTV  
digital video equipment. The ICS3771-18 uses the  
latest PLL technology to provide excellent phase noise  
and long term jitter performance for superior  
synchronization and S/N ratio.  
Integrated Phase-Lock Loop  
Low jitter, high accuracy outputs  
3.3 V operation  
Packaged in 16-pin TSSOP  
RoHS 6 (green and lead free) compliant packaging  
Exact (0 ppm) multiplication ratios  
For audio sampling clocks generated from 27 MHz, use  
the ICS661.  
Pin compatible to CY24204-3  
Please contact IDT if you have a requirement for an  
input and output frequency not included in this  
document. IDT can rapidly modify this product to meet  
special requirements.  
Block Diagram  
VDD  
VDDL  
AVDD  
27 MHz  
CLKIN  
CLK1  
PLL Clock  
Synthesis  
CLK2  
Output  
Multiplexer  
and Dividers  
REFOUT1  
REFOUT2  
FS1:0  
2
2
GNDA  
OE  
GND  
IDT™ / ICS™ DTV, STB CLOCK SOURCE  
1
ICS3771-18  
REV B 111307  

与3771G-18LF相关器件

型号 品牌 获取价格 描述 数据表
3771G-18LFT IDT

获取价格

PLL Based Clock Driver, 3771 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 0.40
3773F ETC

获取价格

PRODUCT SPECIFICATION
377537 TE

获取价格

ANVIL, SPLICE
3777-0 POMONA

获取价格

Interconnection Device
3777A POMONA

获取价格

Spade Lug to Banana Jack
3777A-0 POMONA

获取价格

Interconnection Device
3777A-02 POMONA

获取价格

Interconnection Device
3778 POMONA

获取价格

BNC (Female) Isolated Ground Bulkhead Receptacle
377808 TE

获取价格

INDENTOR ANVIL
377HS014-11033K GLENAIR

获取价格

Connector Accessory,