5秒后页面跳转
2N3955(8PDIP) PDF预览

2N3955(8PDIP)

更新时间: 2024-12-02 09:42:35
品牌 Logo 应用领域
MICROSS /
页数 文件大小 规格书
1页 277K
描述
Transistor

2N3955(8PDIP) 数据手册

  
2N3955  
MONOLITHIC DUAL  
N-CHANNEL JFET  
The 2N3955 is a Low Noise, Low Drift, Monolithic Dual N-Channel JFET  
FEATURES  
LOW DRIFT  
LOW LEAKAGE  
LOW NOISE  
ABSOLUTE MAXIMUM RATINGS  
@ 25°C (unless otherwise noted)  
The 2N3955 family are matched JFET pairs for  
differential amplifiers. The 2N3955 family of general  
purpose JFETs is characterized for low and medium  
frequency differential amplifiers requiring low offset  
voltage, drift, noise and capacitance  
|VGS12 /T|= 5µV/°C max.  
IG = 20pA TYP.  
en = 10nV/Hz TYP.  
The 2N3955 family exhibits low capacitance - 6pF max  
and a spot noise figure of - 0.5dB max. The part offers  
a superior tracking ability.  
Maximum Temperatures  
Storage Temperature  
65°C to +200°C  
Operating Junction Temperature  
Maximum Voltage and Current for Each Transistor – Note 1  
+150°C  
The 8 Pin P-DIP and 8 Pin SOIC provide ease of  
manufacturing, and the symmetrical pinout prevents  
improper orientation.  
VGSS  
VDSO  
IG(f)  
Gate Voltage to Drain or Source  
Drain to Source Voltage  
Gate Forward Current  
60V  
60V  
50mA  
(See Packaging Information).  
Maximum Power Dissipation  
Device Dissipation @ Free Air – Total  
400mW @ 25°C  
2N3955 Applications:  
MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED  
SYMBOL  
| V GS12 / T| max.  
CHARACTERISTICS VALUE UNITS CONDITIONS  
ƒ
ƒ
Wideband Differential Amps  
High Input Impedance Amplifiers  
DRIFT VS.  
25  
µV/°C  
VDG=20V, ID=200µA  
TA=55°C to +125°C  
VDG=20V, ID=200µA  
TEMPERATURE  
| V GS12 | max.  
OFFSET VOLTAGE  
10  
mV  
ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)  
SYMBOL  
BVGSS  
BVGGO  
CHARACTERISTICS  
Breakdown Voltage  
GateToGate Breakdown  
TRANSCONDUCTANCE  
Full Conduction  
MIN.  
60  
60  
TYP.  
‐‐  
‐‐  
MAX.  
‐‐  
‐‐  
UNITS  
V
V
CONDITIONS  
VDS = 0  
I G= 1nA  
ID=1µA  
ID= 0  
IS= 0  
YfSS  
YfS  
|YFS12 / Y FS|  
1000  
500  
‐‐  
2000  
700  
0.6  
3000  
1000  
3
µmho  
µmho  
%
VDG= 20V  
VDG= 20V  
VGS= 0V f = 1kHz  
ID= 200µA  
Typical Operation  
Mismatch  
DRAIN CURRENT  
Full Conduction  
IDSS  
|IDSS12 / IDSS  
0.5  
‐‐  
2
1
5
5
mA  
%
VDG= 20V  
VGS= 0V  
|
Mismatch at Full Conduction  
Click To Buy  
GATE VOLTAGE  
VGS(off) or Vp  
VGS(on)  
Pinchoff voltage  
Operating Range  
GATE CURRENT  
Operating  
1
0.5  
2
‐‐  
4.5  
4
V
V
VDS= 20V  
VDS=20V  
ID= 1nA  
ID=200µA  
IG  
IG  
IG  
‐‐  
‐‐  
‐‐  
‐‐  
20  
‐‐  
5
50  
50  
‐‐  
pA  
nA  
pA  
pA  
VDG= 20V  
TA= +125°C  
ID= 200µA  
High Temperature  
Reduced VDG  
VDG= 10V  
VDG= 20V  
ID= 200µA  
VDS= 0  
IGSS  
At Full Conduction  
OUTPUT CONDUCTANCE  
Full Conduction  
Operating  
‐‐  
100  
YOSS  
YOS  
|YOS12  
‐‐  
‐‐  
‐‐  
‐‐  
0.1  
0.01  
5
1
0.1  
µmho  
µmho  
µmho  
VDG= 20V  
VDG= 20V  
VGS= 0V  
ID= 200µA  
|
Differential  
COMMON MODE REJECTION  
20 log | VGS12/ VDS|  
20 log | VGS12/ VDS|  
NOISE  
CMR  
CMR  
‐‐  
‐‐  
100  
75  
‐‐  
‐‐  
dB  
dB  
VDS = 10 to 20V  
VDS = 5 to 10V  
VDS= 20V VGS= 0V  
f= 100Hz NBW= 6Hz  
VDS=20V ID=200µA f=10Hz NBW=1Hz  
ID=200µA  
ID=200µA  
RG= 10MΩ  
NF  
en  
Figure  
Voltage  
‐‐  
‐‐  
‐‐  
‐‐  
0.5  
15  
dB  
nV/Hz  
CAPACITANCE  
Input  
Reverse Transfer  
DraintoDrain  
CISS  
CRSS  
CDD  
‐‐  
‐‐  
‐‐  
‐‐  
‐‐  
0.1  
6
2
‐‐  
pF  
pF  
pF  
VDS= 20V  
VGS= 0V  
f= 1MHz  
VDG= 20V  
ID= 200µA  
Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired  
PDIP / SOIC (Top View)  
Micross Components Europe  
Available Packages:  
2N3955 in PDIP / SOIC  
2N3955 available as bare die  
Please contact Micross for full package and die dimensions  
Tel: +44 1603 788967  
Email: chipcomponents@micross.com  
Web: http://www.micross.com/distribution  
Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or  
other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.  

与2N3955(8PDIP)相关器件

型号 品牌 获取价格 描述 数据表
2N3955(8SOIC) MICROSS

获取价格

Transistor
2N3955_SOIC MICROSS

获取价格

a Low Noise, Low Drift, Monolithic Dual N-Channel JFET
2N3955_TO-71 MICROSS

获取价格

a Low Noise, Low Drift, Monolithic Dual N-Channel JFET
2N3955_TO-78 MICROSS

获取价格

a Low Noise, Low Drift, Monolithic Dual N-Channel JFET
2N3955A ETC

获取价格

TRANSISTOR | JFET | N-CHANNEL | DUAL | 50V V(BR)DSS | 5MA I(DSS) | TO-71
2N3955-PDIP-8 MICROSS

获取价格

Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, PLASTIC
2N3955-SOIC-8 MICROSS

获取价格

Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, SOIC-8
2N3955-TO-71 MICROSS

获取价格

Small Signal Field-Effect Transistor, 60V, 2-Element, N-Channel, Silicon, Junction FET, HE
2N3955-TO-78 MICROSS

获取价格

Small Signal Field-Effect Transistor, 60V, 2-Element, N-Channel, Silicon, Junction FET, HE
2N3956 INTERFET

获取价格

N-Channel Dual Silicon Junction Field-Effect Transistor