Datasheet > 24LC64TI-/SM

24LC64TI-/SM

更新时间： 2024-02-04 22:43:50

品牌	Logo	应用领域
美国微芯 - MICROCHIP		可编程只读存储器电动程控只读存储器电可擦编程只读存储器光电二极管
页数	文件大小	规格书
44页	1286K
描述
8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 5.28 MM, ROHS COMPLIANT, PLASTIC, SOIJ-8

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

24LC64TI-/SM 数据手册

24AA64/24LC64/24FC64

2.0

PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1:

PIN FUNCTION TABLE

Rotated

Name PDIP SOIC TSSOP

DFN⁽¹⁾TDFN⁽¹⁾MSOP SOT-23 CS

Description

TSSOP

—

Chip Address Input

Ground

VSS

SDA

SCL

VCC

Serial Address/Data I/O

Serial Clock

Write-Protect Input

+1.7V to 5.5V Power Supply

Note 1: The exposed pad on the DFN/TDFN packages can be connected to VSS or left floating.

2.1

A0, A1, A2 Chip Address Inputs

2.3

Serial Clock (SCL)

The A0, A1 and A2 inputs are used by the 24XX64 for

multiple device operation. The levels on these inputs

are compared with the corresponding bits in the slave

address. The chip is selected if the compare is true.

The SCL input is used to synchronize the data transfer

from and to the device.

2.4

Write-Protect (WP)

Up to eight devices may be connected to the same bus

by using different Chip Select bit combinations. These

inputs must be connected to either VCC or VSS.

This pin must be connected to either VSS or VCC. If tied

to VSS, write operations are enabled. If tied to VCC,

write operations are inhibited but read operations are

not affected.

In most applications, the chip address inputs A0, A1

and A2 are hard-wired to logic ‘0’ or logic ‘1’. For

applications in which these pins are controlled by a

microcontroller or other programmable device, the chip

address pins must be driven to logic ‘0’ or logic ‘1’

before normal device operation can proceed. Address

pins are not available in the SOT-23 or Chip Scale

packages.

3.0

FUNCTIONAL DESCRIPTION

The 24XX64 supports a bidirectional, 2-wire bus and

data transmission protocol. A device that sends data

onto the bus is defined as transmitter, while a device

receiving data is defined as a receiver. The bus has to

be controlled by a master device which generates the

Serial Clock (SCL), controls the bus access and

generates the Start and Stop conditions, while the

24XX64 works as slave. Both master and slave can

operate as transmitter or receiver, but the master

device determines which mode is activated.

2.2

Serial Data (SDA)

SDA is a bidirectional pin used to transfer addresses

and data into and out of the device. Since it is an open-

drain terminal, the SDA bus requires a pull-up resistor

to VCC (typical 10 k for 100 kHz, 2 kfor 400 kHz).

For normal data transfer, SDA is allowed to change

only during SCL low. Changes during SCL high are

reserved for indicating the Start and Stop conditions.

 1997-2012 Microchip Technology Inc.

DS21189S-page 5

1 2 3 456 7 8...44

下载PDF

与24LC64TI-/SM相关器件

型号	品牌	描述	获取价格	数据表
24LC64T-I/SMG	MICROCHIP	8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 5.28 MM, ROHS COMPLIANT, PLASTIC, SOIJ-8	获取价格
24LC64T-I/SMRVA	MICROCHIP	8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 5.28 MM, ROHS COMPLIANT, PLASTIC, SOIJ-8	获取价格
24LC64TI/SN	MICROCHIP	暂无描述	获取价格
24LC64T-I/SN	MICROCHIP	64K I2C⑩ Serial EEPROM	获取价格
24LC64TI-/SN	MICROCHIP	8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 3.90 MM, ROHS COMPLIANT, PLASTIC, SOIC-8	获取价格
24LC64T-I/SN101	MICROCHIP	8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 3.90 MM, ROHS COMPLIANT, PLASTIC, SOIC-8	获取价格

与24LC64TI-/SM相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

15
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

15
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

12
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

9

产品中心

服务支持

精选活动

关于我们

帮助中心

24LC64TI-/SM

24LC64TI-/SM 数据手册

与24LC64TI-/SM相关器件

与24LC64TI-/SM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

24LC64TI-/SM

24LC64TI-/SM 数据手册

与24LC64TI-/SM相关器件

与24LC64TI-/SM相关文章

您还可以找

您在本页遇到什么问题？