5秒后页面跳转
240VA PDF预览

240VA

更新时间: 2024-02-22 04:40:50
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
25页 324K
描述
In-System Programmable 3.3V Generic Digital CrosspointTM

240VA 技术参数

生命周期:ActiveReach Compliance Code:unknown
风险等级:5.81其他特性:VSWR MAX AT 6 GHZ
特性阻抗:50 Ω连接器类型:RF TNC CONNECTOR
联系完成配合:NOT SPECIFIED触点性别:MALE
耦合类型:THREADEDDIN 符合性:NO
滤波功能:NOIEC 符合性:NO
插入损耗:0.12 dBMIL 符合性:NO
安装方式:RIGHT ANGLE安装类型:CABLE
最大工作频率:6 GHz选件:GENERAL PURPOSE
面板安装:NO端接类型:CRIMP SOLDER
电压驻波比:1.21Base Number Matches:1

240VA 数据手册

 浏览型号240VA的Datasheet PDF文件第2页浏览型号240VA的Datasheet PDF文件第3页浏览型号240VA的Datasheet PDF文件第4页浏览型号240VA的Datasheet PDF文件第6页浏览型号240VA的Datasheet PDF文件第7页浏览型号240VA的Datasheet PDF文件第8页 
Specifications ispGDX240VA  
Figure 3. Adjacent I/O Cells vs. Direct Input Path for  
ispGDX240VA, I/O D33  
Special Features  
Slew Rate Control  
ispGDX240VA I/O Cell  
I/O Group A  
All output buffers contain a programmable slew rate  
control that provides software-selectable slew rate op-  
tions.  
D31 MUX Out  
S1 S0  
I/O Group B  
.m0  
Open Drain Control  
4 x 4  
Crossbar  
Switch  
D32 MUX Out  
I/O Group C  
.m1  
.m2  
D33  
All output buffers provide a programmable Open-Drain  
option which allows the user to drive system level reset,  
interrupt and enable/disable lines directly without the  
needforanoff-chipOpen-DrainorOpen-Collectorbuffer.  
Wire-OR logic functions can be performed at the printed  
circuit board level.  
.m3  
D34 MUX Out  
I/O Group D  
D35 MUX Out  
It can be seen from Figure 3 that if the D11 adjacent I/O  
cell is used, the I/O group Ainput is no longer available  
as a direct MUX input.  
Pull-up Resistor  
All pins have a programmable active pull-up. A typical  
resistor value for the pull-up ranges from 50kto 80k.  
The ispGDXVA can implement MUXes up to 16 bits wide  
in a single level of logic, but care must be taken when  
combining adjacent I/O cell outputs with direct MUX  
inputs.AnyparticularcombinationofadjacentI/Ocellsas  
MUX inputs will dictate what I/O groups (A, B, C or D) can  
be routed to the remaining inputs. By properly choosing  
the adjacent I/O cells, all of the MUX inputs can be  
utilized.  
Output Latch (Bus Hold)  
All pins have a programmable circuit that weakly holds  
the previously driven state when all drivers connected to  
the pin (including the pin's output driver as well as any  
other devices connected to the pin by external bus) are  
tristated.  
Table 2. Adjacent I/O Cells (Mapping of  
ispGDX240VA)  
User-Programmable I/Os  
The ispGDX240VA features user-programmable  
I/Os supporting either 3.3V or 2.5V output voltage level  
options. The ispGDX240VA uses a VCCIO pin to provide  
the 2.5V reference voltage when used.  
Data A/ Data B/ Data C/ Data D/  
MUXOUT MUXOUT MUXOUT MUXOUT  
B30  
B31  
B32  
B33  
D26  
D27  
D28  
D29  
D30  
D31  
D32  
D33  
B26  
B27  
B28  
B29  
B32  
B33  
B34  
B35  
D28  
D29  
D30  
D31  
D28  
D29  
D30  
D31  
B24  
B25  
B26  
B27  
B31  
B32  
B33  
B34  
D27  
D28  
D29  
D30  
D29  
D30  
D31  
D32  
B25  
B26  
B27  
B28  
B29  
B30  
B31  
B32  
D25  
D26  
D27  
D28  
D31  
D32  
D33  
D34  
B27  
B28  
B29  
B30  
B28  
B29  
B30  
B31  
D24  
D25  
D26  
D27  
D32  
D33  
D34  
D35  
B28  
B29  
B30  
B31  
PCI Compatible Drive Capability  
Reflected  
I/O Cells  
The ispGDX240VA supports PCI compatible drive capa-  
bility for all I/Os.  
Normal  
I/O Cells  
5

与240VA相关器件

型号 品牌 描述 获取价格 数据表
240XL037 ETC RIEMEN SYNCHR XL TEILUNG WIRKLAENGE 24

获取价格

241 LITTELFUSE 5x25mm MINIATURE FUSES

获取价格

24-1 BEL Power Transformer

获取价格

241/69/79-W ETC KABELVERSCHRAUBUNG NYLON M13 WEISS

获取价格

241_06 LITTELFUSE 5x25mm MINIATURE FUSES

获取价格

24100 CANDD Bobbin Wound Surface Mount Inductors

获取价格