5秒后页面跳转
2308B-4DCGI8 PDF预览

2308B-4DCGI8

更新时间: 2024-11-19 08:52:47
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
17页 399K
描述
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, ROHS COMPLIANT, SOIC-16

2308B-4DCGI8 数据手册

 浏览型号2308B-4DCGI8的Datasheet PDF文件第2页浏览型号2308B-4DCGI8的Datasheet PDF文件第3页浏览型号2308B-4DCGI8的Datasheet PDF文件第4页浏览型号2308B-4DCGI8的Datasheet PDF文件第5页浏览型号2308B-4DCGI8的Datasheet PDF文件第6页浏览型号2308B-4DCGI8的Datasheet PDF文件第7页 
DATASHEET  
3.3 VOLT ZERO DELAY CLOCK MULTIPLIER  
IDT2308B  
Description  
Features  
The IDT2308B is a high-speed phase-lock loop (PLL) clock  
multiplier. It is designed to address high-speed clock  
distribution and multiplication applications. The zero delay  
is achieved by aligning the phase between the incoming  
clock and the output clock, operable within the range of 10  
to 133 MHz.  
Phase-Lock Loop Clock Distribution for Applications  
ranging from 10 MHz to 133 MHz operating frequency  
Distributes one clock input to two banks of four outputs  
Separate output enable for each output bank  
External feedback (FBK) pin is used to synchronize the  
outputs to the clock input  
The IDT2308B has two banks of four outputs each that are  
controlled via two select addresses. By proper selection of  
input addresses, both banks can be put in tri-state mode. In  
test mode, the PLL is turned off, and the input clock directly  
drives the outputs for system testing purposes. In the  
absence of an input clock, the IDT2308B enters power  
down, and the outputs are tri-stated. In this mode, the  
device will draw less than 25µA.  
Output Skew <200 ps  
Low jitter <200 ps cycle-to-cycle  
1x, 2x, 4x output options (see Available Options table)  
No external RC network required  
Operates at 3.3 V V  
DD  
Available in 16-pin SOIC and TSSOP packages  
The IDT2308B is available in six unique configurations for  
both prescaling and multiplication of the Input REF Clock.  
(see Available Options table.)  
Available in Commercial and Industrial temperature  
ranges  
The PLL is closed externally to provide more flexibility by  
allowing the user to control the delay between the input  
clock and the outputs.  
Block Diagram  
IDT™ 3.3 VOLT ZERO DELAY CLOCK MULTIPLIER  
1
IDT2308B  
REV B 030509  

与2308B-4DCGI8相关器件

型号 品牌 获取价格 描述 数据表
2308B-5HDCG8 IDT

获取价格

Clock Driver, PDSO16
2308B-5HDCGI8 IDT

获取价格

Clock Driver, PDSO16
2308B-5HPGI8 IDT

获取价格

PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
2308-H BOURNS

获取价格

General Purpose Inductor, 39uH, 15%, 1 Element,
2308-H-RC BOURNS

获取价格

General Purpose Inductor, 39uH, 15%, 1 Element, ROHS COMPLIANT
2308-RC BOURNS

获取价格

High Current Toroid Inductors
2308SK ETC

获取价格

Interface IC
2308-T002 SUMIDA

获取价格

Power Transformer, ROHS COMPLIANT
2308-V BOURNS

获取价格

General Purpose Inductor, 39uH, 15%, 1 Element,
2308-V-RC BOURNS

获取价格

General Purpose Inductor, 39uH, 15%, 1 Element, ROHS COMPLIANT