5秒后页面跳转
10M50DCF484A7G PDF预览

10M50DCF484A7G

更新时间: 2023-06-15 00:00:00
品牌 Logo 应用领域
英特尔 - INTEL
页数 文件大小 规格书
14页 604K
描述
Field Programmable Gate Array, PBGA484, 23 X 23 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-484

10M50DCF484A7G 数据手册

 浏览型号10M50DCF484A7G的Datasheet PDF文件第8页浏览型号10M50DCF484A7G的Datasheet PDF文件第9页浏览型号10M50DCF484A7G的Datasheet PDF文件第10页浏览型号10M50DCF484A7G的Datasheet PDF文件第11页浏览型号10M50DCF484A7G的Datasheet PDF文件第12页浏览型号10M50DCF484A7G的Datasheet PDF文件第14页 
M10-OVERVIEW  
2014.09.22  
13  
Configuration  
External Memory Interface(2)  
I/O Standard  
SSTL-18  
Maximum Width  
16 bit + 8 bit ECC  
16 bit without ECC  
Maximum Frequency (MHz)  
DDR2 SDRAM  
200  
200  
LPDDR2 SDRAM  
HSUL-12  
Note: MAX 10 FPGA support for the DDR3, DDR3L, DDR2, and LPDDR2 external memory interfaces is  
not available by default in the Quartus II software. Contact your local sales representative for  
support.  
Related Information  
External Memory Interface Spec Estimator  
Provides a parametric tool that allows you to find and compare the performance of the supported external  
memory interfaces in Altera devices.  
Configuration  
Table 12: Configuration Features  
Feature  
Description  
Dual-image configuration  
Stores two configuration images in the configuration flash memory  
(CFM)  
Selects the first configuration image to boot using the BOOT_SEL  
pin  
Design security  
Supports 128 bit key with non-volatile key programming  
Limits access of the JTAG instruction during power-up in the JTAG  
secure mode  
SEU Mitigation(3)  
Auto-detects cyclic redundancy check (CRC) errors during configu‐  
ration  
Provides optional CRC error detection and identification in user  
mode.  
Dual-purpose configuration pin  
Configuration data compression  
Functions as configuration pins prior to user mode  
Provides option to be used as configuration pins or user I/O pins in  
user mode  
Receives compressed configuration bitstream and decompresses the  
data in real-time during configuration  
Reduces the configuration image size stored in the CFM  
(2)  
The device hardware supports SRAM. Use your own design to interface with SRAM devices.  
The SEU mitigation feature for single supply devices is disabled by default in the Quartus II software. For  
more information and support, contact your local sales representative.  
(3)  
MAX 10 FPGA Device Overview  
Send Feedback  
Altera Corporation  

与10M50DCF484A7G相关器件

型号 品牌 描述 获取价格 数据表
10M50DCF484C8G INTEL Field Programmable Gate Array, 50000-Cell, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, ROHS COM

获取价格

10M50DFF672I7G INTEL Field Programmable Gate Array, 50000-Cell, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, ROHS COM

获取价格

10M50SAE144I7G INTEL Field Programmable Gate Array, PQFP144, 22 X 22 MM, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC

获取价格

10M7.5D EUROQUARTZ Crystal Filter,

获取价格

10M7A VANLONG Monolithic Crystal Filters (MCFs)

获取价格

10M7A FOX Crystal Filter, 1 Function(s), 10.7MHz, 3.75kHz BW(delta f), Monolithic

获取价格