5秒后页面跳转
10M50DCF484A7G PDF预览

10M50DCF484A7G

更新时间: 2023-06-15 00:00:00
品牌 Logo 应用领域
英特尔 - INTEL
页数 文件大小 规格书
14页 604K
描述
Field Programmable Gate Array, PBGA484, 23 X 23 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-484

10M50DCF484A7G 数据手册

 浏览型号10M50DCF484A7G的Datasheet PDF文件第8页浏览型号10M50DCF484A7G的Datasheet PDF文件第9页浏览型号10M50DCF484A7G的Datasheet PDF文件第10页浏览型号10M50DCF484A7G的Datasheet PDF文件第12页浏览型号10M50DCF484A7G的Datasheet PDF文件第13页浏览型号10M50DCF484A7G的Datasheet PDF文件第14页 
M10-OVERVIEW  
2014.09.22  
11  
Embedded Memory Blocks  
DSP IP cores:  
Common DSP processing functions such as finite impulse response (FIR), fast Fourier transform  
(FFT), and numerically controlled oscillator (NCO) functions  
Suites of common video and image processing functions  
Complete reference designs for end-market applications  
DSP Builder interface tool between the Quartus II software and the MathWorks Simulink and  
MATLAB design environments  
DSP development kits  
Embedded Memory Blocks  
Each M9K memory block of the MAX 10 device provides 9 Kb of on-chip memory capable of operating at  
up to 284 MHz. The embedded memory structure consists of M9K memory blocks columns. You can  
configure the columns of the embedded M9K memory blocks as either one of the following:  
RAM  
First-in first-out (FIFO) buffers  
ROM  
The MAX 10 device memory blocks are optimized for applications such as high throughput packet  
processing, embedded processor program, and embedded data storage.  
You can utilize the M9K memory blocks using the following options:  
Parameterize relevant IP cores with the Quartus II parameter editor  
Infer the multipliers directly with VHDL or Verilog  
Table 10: M9K Supported Operation Modes and Configurations  
M9K Operation Modes  
Port Widths Configuration  
Single-port  
×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32, and ×36  
×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32, and ×36  
×1, ×2, ×4, ×8, ×9, ×16, and ×18  
Simple dual-port  
True dual-port  
Clocking and PLL  
MAX 10 devices support up to 20 global clock (GCLK) networks with operating frequency up to  
450 MHz. The GCLK networks have high drive strength and low skew.  
MAX 10 devices have built-in internal oscillator.  
The high precision and low jitter PLLs have the following usages:  
MAX 10 FPGA Device Overview  
Send Feedback  
Altera Corporation  

与10M50DCF484A7G相关器件

型号 品牌 描述 获取价格 数据表
10M50DCF484C8G INTEL Field Programmable Gate Array, 50000-Cell, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, ROHS COM

获取价格

10M50DFF672I7G INTEL Field Programmable Gate Array, 50000-Cell, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, ROHS COM

获取价格

10M50SAE144I7G INTEL Field Programmable Gate Array, PQFP144, 22 X 22 MM, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC

获取价格

10M7.5D EUROQUARTZ Crystal Filter,

获取价格

10M7A VANLONG Monolithic Crystal Filters (MCFs)

获取价格

10M7A FOX Crystal Filter, 1 Function(s), 10.7MHz, 3.75kHz BW(delta f), Monolithic

获取价格