5秒后页面跳转
100336FC PDF预览

100336FC

更新时间: 2024-10-28 13:03:11
品牌 Logo 应用领域
美国国家半导体 - NSC 移位寄存器计数器
页数 文件大小 规格书
16页 322K
描述
IC 100K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CQFP24, QUAD, CERPACK-24, Counter

100336FC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFF, QFL24,.4SQReach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.52
其他特性:PROGRAMMABLE 4-BIT COUNTER; 4-BIT BIDIRECTIONAL SHIFT REGISTER; COMPLEMENTARY O/PS计数方向:BIDIRECTIONAL
系列:100KJESD-30 代码:S-GQFP-F24
JESD-609代码:e0长度:9.398 mm
负载电容(CL):3 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:SYNCHRONOUS
位数:4功能数量:1
端子数量:24最高工作温度:85 °C
最低工作温度:输出特性:OPEN-EMITTER
封装主体材料:CERAMIC, GLASS-SEALED封装代码:QFF
封装等效代码:QFL24,.4SQ封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):NOT SPECIFIED
电源:-4.5 V最大电源电流(ICC):165 mA
传播延迟(tpd):1.8 ns认证状态:Not Qualified
座面最大高度:2.159 mm子类别:Counters
表面贴装:YES技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:9.398 mm
最小 fmax:350 MHzBase Number Matches:1

100336FC 数据手册

 浏览型号100336FC的Datasheet PDF文件第2页浏览型号100336FC的Datasheet PDF文件第3页浏览型号100336FC的Datasheet PDF文件第4页浏览型号100336FC的Datasheet PDF文件第5页浏览型号100336FC的Datasheet PDF文件第6页浏览型号100336FC的Datasheet PDF文件第7页 
August 1998  
100336  
Low Power 4-Stage Counter/Shift Register  
to enter data in parallel or to preset the counter in program-  
mable counter applications. A HIGH signal on the Master Re-  
set (MR) input overrides all other inputs and asynchronously  
clears the flip-flops. In addition, a synchronous clear is pro-  
vided, as well as a complement function which synchro-  
nously inverts the contents of the flip-flops. All inputs have 50  
kpull-down resistors.  
General Description  
The 100336 operates as either  
a modulo-16 up/down  
counter or as a 4-bit bidirectional shift register. Three Select  
(Sn) inputs determine the mode of operation, as shown in the  
Function Select table. Two Count Enable (CEP, CET) inputs  
are provided for ease of cascading in multistage counters.  
One Count Enable (CET) input also doubles as a Serial Data  
(D0) input for shift-up operation. For shift-down operation, D3  
is the Serial Data input. In counting operations the Terminal  
Count (TC) output goes LOW when the counter reaches 15  
in the count/up mode or 0 (zero) in the count/down mode. In  
the shift modes, the TC output repeats the Q3 output. The  
dual nature of this TC/Q3 output and the D0/CET input  
means that one interconnection from one stage to the next  
higher stage serves as the link for multistage counting or  
shift-up operation. The individual Preset (Pn) inputs are used  
Features  
n 40% power reduction of the 100136  
n 2000V ESD protection  
n Pin/function compatible with 100136  
=
n Voltage compensated operating range −4.2V to −5.7V  
n Standard Microcircuit Drawing  
(SMD) 5962-9230601  
Logic Symbol  
Pin  
Description  
Clock Pulse Input  
Names  
CP  
CEP  
Count Enable Parallel Input (Active LOW)  
Serial Data Input/Count Enable  
Trickle Input (Active LOW)  
Select Inputs  
D0/CET  
S0–S2  
MR  
Master Reset Input  
DS100307-1  
P0–P3  
D3  
Preset Inputs  
Serial Data Input  
TC  
Terminal Count Output  
Data Outputs  
Q0–Q3  
Q0–Q3  
Complementary Data Outputs  
© 1998 National Semiconductor Corporation  
DS100307  
www.national.com  

与100336FC相关器件

型号 品牌 获取价格 描述 数据表
100336FCQR ETC

获取价格

Counter/Shift Register
100336FM ETC

获取价格

Counter/Shift Register
100336FMQB ETC

获取价格

Counter/Shift Register
100336J-QMLV ETC

获取价格

Counter/Shift Register
100336PC FAIRCHILD

获取价格

Low Power 4-Stage Counter/Shift Register
100336QC FAIRCHILD

获取价格

Low Power 4-Stage Counter/Shift Register
100336QC TI

获取价格

100K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC28, PLAST
100336QC_NL FAIRCHILD

获取价格

Binary Counter, 100K Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, E
100336QCQR TI

获取价格

100K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC28, PLAST
100336QCX FAIRCHILD

获取价格

Counter/Shift Register