5秒后页面跳转
100331 PDF预览

100331

更新时间: 2024-01-14 01:28:51
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
8页 153K
描述
Low Power Triple D Flip-Flop

100331 技术参数

生命周期:Contact Manufacturer包装说明:QFF,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.59Is Samacsys:N
系列:100KJESD-30 代码:S-GQFP-F24
长度:9.398 mm逻辑集成电路类型:D FLIP-FLOP
位数:1功能数量:3
端子数量:24最高工作温度:125 °C
最低工作温度:-55 °C输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:QFF封装形状:SQUARE
封装形式:FLATPACK传播延迟(tpd):2.4 ns
筛选级别:MIL-PRF-38535 Class V座面最大高度:2.159 mm
表面贴装:YES技术:ECL
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:QUAD
触发器类型:POSITIVE EDGE宽度:9.398 mm
最小 fmax:400 MHzBase Number Matches:1

100331 数据手册

 浏览型号100331的Datasheet PDF文件第1页浏览型号100331的Datasheet PDF文件第2页浏览型号100331的Datasheet PDF文件第3页浏览型号100331的Datasheet PDF文件第5页浏览型号100331的Datasheet PDF文件第6页浏览型号100331的Datasheet PDF文件第7页 
AC Electrical Characteristics  
=
=
=
VEE −4.2V to −5.7V, VCC VCCA GND  
=
=
=
Symbol  
Parameter  
TC −55˚C  
TC +25˚C  
TC +125˚C Units  
Conditions  
Notes  
Min  
Max  
Min  
Max  
Min  
Max  
fmax  
Toggle Frequency  
400  
400  
400  
MHz Figures 2, 3  
(Note  
10)  
tPLH  
tPHL  
tPLH  
tPHL  
tPLH  
tPHL  
tPLH  
tPHL  
tPLH  
tPHL  
tPLH  
tPHL  
tTLH  
tTHL  
ts  
Propagation Delay  
CPC to Output  
0.50  
0.50  
0.50  
0.50  
0.70  
0.70  
0.20  
2.20  
2.20  
2.20  
2.40  
2.70  
2.90  
1.40  
0.60  
0.60  
0.60  
0.60  
0.80  
0.80  
0.20  
2.00  
2.00  
2.00  
2.10  
2.60  
2.80  
1.40  
0.50  
0.50  
0.50  
0.50  
0.80  
0.80  
0.20  
2.40  
2.40  
2.40  
2.50  
2.90  
3.10  
1.40  
ns  
ns  
Figures 1, 3  
Propagation Delay  
CPn to Output  
=
=
=
=
Propagation Delay  
CDn, SDn to Output  
CPn, CPC  
CPn, CPC  
CPn, CPC  
CPn, CPC  
L
Figures (Notes  
1, 4  
7, 8,  
9)  
ns  
H
L
Propagation Delay  
MS, MR to Output  
ns  
ns  
H
Transition Time  
20% to 80%, 80% to 20%  
Setup Time  
Figures 1, 3, 4  
Figure 5  
Dn  
1.00  
0.80  
1.30  
2.30  
1.30  
0.90  
1.60  
2.50  
1.60  
(Note  
10)  
CDn, SDn (Release Time) 1.50  
ns  
ns  
ns  
Figure 4  
MS, MR (Release Time)  
Hold Time Dn  
2.50  
1.50  
th  
Figure 5  
tpw(H)  
Pulse Width HIGH  
CPn, CPC, CDn,  
2.00  
2.00  
2.00  
Figures 3, 4  
SDn, MR, MS  
Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55˚C), then testing immediately  
without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides “cold start” specs which can be considered a worst case  
condition at cold temperatures.  
Note 8: Screen tested 100% on each device at +25˚C. Temperature only, Subgroup A9.  
Note 9: Sample tested (Method 5005, Table I) on each Mfg. lot at +25˚C, Subgroup A9, and at +125˚C, and −55˚C Temp., Subgroups A10 and A11.  
Note 10: Not tested at +25˚C, +125˚C and −55˚C Temperature (design characterization data).  
www.national.com  
4

与100331相关器件

型号 品牌 描述 获取价格 数据表
100331D NSC Low Power Triple D Flip-Flop

获取价格

100331DC ETC Triple D-Type Flip-Flop

获取价格

100331DCQR TI 100K SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP24, 0.4

获取价格

100331DM FAIRCHILD D Flip-Flop, 100K Series, 3-Func, Positive Edge Triggered, 1-Bit, Complementary Output, EC

获取价格

100331DMQB TI 100K SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP24, 0.4

获取价格

100331F NSC Low Power Triple D Flip-Flop

获取价格