5秒后页面跳转
ZM7332G-65508A-T2 PDF预览

ZM7332G-65508A-T2

更新时间: 2024-01-31 09:25:08
品牌 Logo 应用领域
BEL /
页数 文件大小 规格书
32页 1420K
描述
Power Supply Management Circuit, Fixed, 1 Channel, 9 X 9 MM, ROHS COMPLIANT, MO-220, QFN-64

ZM7332G-65508A-T2 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.82
可调阈值:NO模拟集成电路 - 其他类型:POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 代码:S-XQCC-N64JESD-609代码:e3
长度:9 mm湿度敏感等级:3
信道数量:1功能数量:1
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:0.9 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:9 mmBase Number Matches:1

ZM7332G-65508A-T2 数据手册

 浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第5页浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第6页浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第7页浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第9页浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第10页浏览型号ZM7332G-65508A-T2的Datasheet PDF文件第11页 
ZM7300G Series Digital Power Manager  
Preliminary Data Sheet  
9
Description  
The ZM7300 series DPMs perform translation between the I2C interface connected to a host system or the  
Graphical User Interface and the SD communication bus connected to Z-series POL converters. In addition,  
DPMs carry out programming, monitoring, data storage, POL group management, hot-swap control, protection,  
and control and monitoring of auxiliary devices.  
The DPMs can be controlled via the GUI or directly via the I2C bus by using specific commands described in the  
“DPM Programming Manual”.  
9.1  
DPM Memory  
The DPM memory consists of RAM and non-volatile memory (Flash). The RAM is used for programming  
operations and manipulation of the various blocks of configuration, setup, status, and monitoring registers. The  
non-volatile memory is used to store programming and configuration data. The DPM memory includes DPM  
registers, POL setup registers, monitoring data, and user memory as shown in Figure 4. Setup registers for the  
DPM and the POL converters are protected by CRCs that are checked during programming of POL converters  
and at the power-up of the DPM.  
The LCK_N pin and the write protection register WP limit the write access to the memory blocks in the DPM and  
POL converters. The WP register content is defaulted to write protect upon powering up the DPM.  
Figure 4. DPM Memory and Write Protection  
9.1.1 Write Protection  
There are hardware-based and software-based memory write protections. The hardware protection takes  
precedence over the software protection.  
REV. 2.2 OCT 23, 2006  
www.power-one.com  
Page 8 of 32  
 

与ZM7332G-65508A-T2相关器件

型号 品牌 获取价格 描述 数据表
ZM7332G-65508-B1 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508-B2 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508-Q1 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508-T1 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508-T2 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508X-B2 BEL

获取价格

Power Management Circuit, PQCC64
ZM7332G-65508X-T1 BEL

获取价格

Power Management Circuit, PQCC64
ZM7332G-65508Y-B1 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508Y-B2 POWER-ONE

获取价格

Digital Power Manager
ZM7332G-65508Y-Q1 POWER-ONE

获取价格

Digital Power Manager