5秒后页面跳转
Z8523320FSG PDF预览

Z8523320FSG

更新时间: 2024-11-25 22:55:11
品牌 Logo 应用领域
ZILOG /
页数 文件大小 规格书
19页 399K
描述
IC CONTROLLER 20MHZ CMOS 44QFP

Z8523320FSG 数据手册

 浏览型号Z8523320FSG的Datasheet PDF文件第2页浏览型号Z8523320FSG的Datasheet PDF文件第3页浏览型号Z8523320FSG的Datasheet PDF文件第4页浏览型号Z8523320FSG的Datasheet PDF文件第5页浏览型号Z8523320FSG的Datasheet PDF文件第6页浏览型号Z8523320FSG的Datasheet PDF文件第7页 
CUSTOMER PROCUREMENT SPECIFICATION  
Z85233  
EMSCCENHANCED MONO  
SERIAL COMMUNICATION CONTROLLER  
GENERAL DESCRIPTION  
The Zilog Enhanced Mono SerialCommunication Controller,  
Z85233 EMSCC, is a software compatible CMOS member  
of the SCC family introduced by Zilog in 1981. The EMSCC  
is a full-duplex data communications controller capable of  
supporting a wide range of popular protocols. The Z85233  
EMSCC is a single channel version (Channel A) of Zilog's  
Z85230 ESCC. Based on ZIlog's unique Superintegration™  
Technology, the EMSCC is compatible with designs using  
Zilog's SCC and ESCC to receive and transmit data. It has  
many improvements that significantly reduce CPU  
overhead. The addition of a 4-byte transmit FIFO and an  
8-byte receive FIFO significantly reduces the overhead  
required to provide data to, and getdata from, the transmitter  
and receiver.  
The CPU hardware interface has been simplified by reliev-  
ing the databus setup time requirement and supporting  
the software generation of the interrupt acknowledge  
signal (/INTACK). These changes allow an interface with  
less external logic to many microprocessor families while  
maintaining compatibility with existing designs. I/O han-  
dling of the EMSCC is improved over the SCC with faster  
response of the /INT and /DTR//REQ pins.  
The many enhancements added to the EMSCC permits a  
system design that increases overall system performance  
with better data handling and less interface logic.  
Notes:  
All Signals with a preceding front slash, "/", are active Low, e.g.:  
B//W (WORD is active Low); /B/W (BYTE is active Low, only).  
The EMSCC also has many features that improve packet  
handling in SDLC mode. The EMSCC will automatically:  
transmit a flag before the data, reset the Tx Underrun/EOM  
latch, force the TxD pin high at the appropriate time when  
using NRZI encoding, deassert the /RTS pin after the  
closing flag, and better handle ABORTed frames when  
using the 10x19 status FIFO. The combination of these  
features along with the deeper data FIFOs significantly  
simplifies SDLC driver software.  
Power connections follow conventional descriptions below:  
Connection  
Circuit  
Device  
Power  
VCC  
VDD  
Ground  
GND  
V
SS  
1
DC 4058-03  
(11-4-94)  

与Z8523320FSG相关器件

型号 品牌 获取价格 描述 数据表
Z8523L08VEG ZILOG

获取价格

Enhanced Serial Communications Controller
Z8523L08VEG IXYS

获取价格

Serial I/O Controller, 2 Channel(s), CMOS, PQCC44, GREEN, PLASTIC, LCC-44
Z8523L08VSG ZILOG

获取价格

IC CTRL SCC 8MHZ 3.3V 44-PLCC
Z8523L10VEG ZILOG

获取价格

IC 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC44, GREEN, PLASTIC, LCC-44, Serial IO/Communi
Z8523L10VSG ZILOG

获取价格

IC CTRL SCC 10MHZ 3.3V 44-PLCC
Z8523L16VEG ZILOG

获取价格

IC CTRL SCC 16MHZ 3.3V 44-PLCC
Z8523L16VSG ZILOG

获取价格

IC CTRL SCC 16MHZ 3.3V 44-PLCC
Z8530 ZILOG

获取价格

The Zilog SCC Serial Communication Controller
Z8530/BQA ETC

获取价格

Communications Controller
Z853004DSC ZILOG

获取价格

Serial I/O Controller, NMOS, CDIP40, CERDIP-40