XR16M681
1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE
AUGUST 2009
REV. 1.0.1
FEATURES
GENERAL DESCRIPTION
• VLIO bus interface
1
The XR16M681 (M681) is an enhanced Universal
Asynchronous Receiver and Transmitter (UART) with
a VLIO bus interface and has 32 bytes of transmit
and receive FIFOs, programmable transmit and
receive FIFO trigger levels, automatic hardware and
software flow control, and data rates of up to 20 Mbps
at 3.3V, 16 Mbps at 2.5V and 10 Mbps at 1.8V with
4X data sampling rate.
• Pin-to-pin compatible with SC16C850V and
SC16C850SV in 32-QFN package
• 20 Mbps maximum data rate
• Programmable TX/RX FIFO Trigger Levels
• TX/RX FIFO Level Counters
• Independent TX/RX Baud Rate Generator
• Fractional Baud Rate Generator
• Auto RTS/CTS Hardware Flow Control
• Auto XON/XOFF Software Flow Control
• Auto RS-485 Half-Duplex Direction Control
• Multidrop mode w/ Auto Address Detect
• Sleep Mode with Automatic Wake-up
• PowerSave mode
The Auto RS-485 Half-Duplex Direction control
feature simplifies both the hardware and software for
half-duplex RS-485 applications. In addition, the
Multidrop mode with Auto Address detection
increases the performance by simplifying the
software routines.
The Independent TX/RX Baud Rate Generator
feature allows the transmitter and receiver to operate
at different baud rates. Power consumption of the
M681 can be minmized by enabling the sleep mode
and PowerSave mode.
• Infrared (IrDA 1.0 and 1.1) mode
• 1.62V to 3.63V supply operation
• Crystal oscillator or external clock input
APPLICATIONS
The M681 has a 16550 compatible register set that
provide users with operating status and control,
receiver error indications, and modem serial interface
controls. An internal loopback capability allows
onboard diagnostics. The M681 is available in 24-pin
QFN, 32-pin QFN and 25-pin BGA packages.
• Personal Digital Assistants (PDA)
• Cellular Phones/Data Devices
• Battery-Operated Devices
NOTE: 1 Covered by U.S. Patent #5,649,122.
• Global Positioning System (GPS)
• Bluetooth
FIGURE 1. XR16M681 BLOCK DIAGRAM
VCC
(1.62 to 3.63 V)
PwrSave
LLA#
GND
AD7:AD0
IOR#
TX
32 Byte TX FIFO
BRG
UART
Regs
TX, RX,
IOW#
CS#
RTS#, CTS#,
DTR#, DSR#,
RI#, CD#
TX &
RX
IR
ENDEC
INT
VLIO Bus
Interface
RX
BRG
32 Byte RX FIFO
RESET#
XTAL1
XTAL2
Crystal Osc/Buffer
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com