5秒后页面跳转
XCS30XL-3PQ240C PDF预览

XCS30XL-3PQ240C

更新时间: 2024-11-20 23:00:03
品牌 Logo 应用领域
赛灵思 - XILINX 现场可编程门阵列可编程逻辑
页数 文件大小 规格书
82页 848K
描述
Spartan and Spartan-XL Families Field Programmable Gate Arrays

XCS30XL-3PQ240C 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP, QFP240,1.3SQ,20针数:240
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.83Is Samacsys:N
JESD-30 代码:S-PQFP-G240JESD-609代码:e0
长度:32 mm湿度敏感等级:3
可配置逻辑块数量:576等效关口数量:10000
输入次数:196逻辑单元数量:576
输出次数:196端子数量:240
最高工作温度:85 °C最低工作温度:
组织:576 CLBS, 10000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP240,1.3SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):225电源:3.3 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Field Programmable Gate Arrays
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:32 mm
Base Number Matches:1

XCS30XL-3PQ240C 数据手册

 浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第2页浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第3页浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第4页浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第5页浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第6页浏览型号XCS30XL-3PQ240C的Datasheet PDF文件第7页 
0
R
Spartan and Spartan-XL Families  
Field Programmable Gate Arrays  
0
0
DS060 (v1.6) September 19, 2001  
Product Specification  
System level features  
Introduction  
-
-
-
-
Available in both 5V and 3.3V versions  
On-chip SelectRAMmemory  
Fully PCI compliant  
Full readback capability for program verification  
and internal node observability  
The Spartan and the Spartan-XL families are a high-vol-  
ume production FPGA solution that delivers all the key  
requirements for ASIC replacement up to 40,000 gates.  
These requirements include high performance, on-chip  
RAM, core solutions and prices that, in high volume,  
approach and in many cases are equivalent to mask pro-  
grammed ASIC devices.  
-
-
-
-
-
-
Dedicated high-speed carry logic  
Internal 3-state bus capability  
Eight global low-skew clock or signal networks  
IEEE 1149.1-compatible Boundary Scan logic  
Low cost plastic packages available in all densities  
Footprint compatibility in common packages  
The Spartan series is the result of more than 14 years of  
FPGA design experience and feedback from thousands of  
customers. By streamlining the Spartan series feature set,  
leveraging advanced process technologies and focusing on  
total cost management, the Spartan series delivers the key  
features required by ASIC and other high-volume logic  
users while avoiding the initial cost, long development  
cycles and inherent risk of conventional ASICs. The Spar-  
tan and Spartan-XL families in the Spartan series have ten  
members, as shown in Table 1.  
Fully supported by powerful Xilinx development system  
-
-
-
Foundation Series: Integrated, shrink-wrap  
software  
Alliance Series: Dozens of PC and workstation  
third party development systems supported  
Fully automatic mapping, placement and routing  
Additional Spartan-XL Features  
Spartan and Spartan-XL Features  
3.3V supply for low power with 5V tolerant I/Os  
Power down input  
Note: The Spartan series devices described in this data  
sheet include the 5V Spartan family and the 3.3V  
Spartan-XL family. See the separate data sheet for the 2.5V  
Spartan-II family.  
Higher performance  
Faster carry logic  
First ASIC replacement FPGA for high-volume  
production with on-chip RAM  
More flexible high-speed clock network  
Latch capability in Configurable Logic Blocks  
Input fast capture latch  
Density up to 1862 logic cells or 40,000 system gates  
Streamlined feature set based on XC4000 architecture  
System performance beyond 80 MHz  
Optional mux or 2-input function generator on outputs  
12 mA or 24 mA output drive  
5V and 3.3V PCI compliant  
Broad set of AllianceCOREand LogiCORE™  
predefined solutions available  
Enhanced Boundary Scan  
Unlimited reprogrammability  
Low cost  
Express Mode configuration  
Chip scale packaging  
Table 1: Spartan and Spartan-XL Field Programmable Gate Arrays  
Max  
System  
Gates (Logic and RAM)  
Typical  
Gate Range  
Max.  
Avail. Distributed  
CLBs Flip-flops User I/O RAM Bits  
Total  
Logic  
Cells  
238  
CLB  
Matrix  
Total  
No. of  
(1)  
Device  
XCS05 and XCS05XL  
XCS10 and XCS10XL  
XCS20 and XCS20XL  
5,000  
10,000  
20,000  
30,000  
40,000  
2,000-5,000  
3,000-10,000  
7,000-20,000  
10,000-30,000  
13,000-40,000  
10 x 10  
14 x 14  
20 x 20  
24 x 24  
28 x 28  
100  
196  
400  
576  
784  
360  
616  
77  
3,200  
6,272  
466  
112  
160  
192  
224  
950  
1,120  
1,536  
2,016  
12,800  
18,432  
25,088  
XCS30 and XCS30XL 1368  
XCS40 and XCS40XL 1862  
Notes:  
1. Max values of Typical Gate Range include 20-30% of CLBs used as RAM.  
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS060 (v1.6) September 19, 2001  
www.xilinx.com  
1
Product Specification  
1-800-255-7778  

与XCS30XL-3PQ240C相关器件

型号 品牌 获取价格 描述 数据表
XCS30XL-3PQ240I XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ256C XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ256I XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ280C XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ280I XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ84C XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQ84I XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-3PQG208I XILINX

获取价格

Field Programmable Gate Array, 576 CLBs, 10000 Gates, PQFP208, PLASTIC, QFP-208
XCS30XL-3PQG240C XILINX

获取价格

Field Programmable Gate Array, 576 CLBs, 10000 Gates, PQFP240, PLASTIC, QFP-240
XCS30XL-3TQ100C XILINX

获取价格

Spartan and Spartan-XL Families Field Programmable Gate Arrays