5秒后页面跳转
XC7SH04GW PDF预览

XC7SH04GW

更新时间: 2024-01-28 05:56:21
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
11页 197K
描述
InverterProduction

XC7SH04GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.7
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
逻辑集成电路类型:INVERTER湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):14.5 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.25 mm
Base Number Matches:1

XC7SH04GW 数据手册

 浏览型号XC7SH04GW的Datasheet PDF文件第2页浏览型号XC7SH04GW的Datasheet PDF文件第3页浏览型号XC7SH04GW的Datasheet PDF文件第4页浏览型号XC7SH04GW的Datasheet PDF文件第6页浏览型号XC7SH04GW的Datasheet PDF文件第7页浏览型号XC7SH04GW的Datasheet PDF文件第8页 
Nexperia  
XC7SH04  
Inverter  
11. Dynamic characteristics  
Table 8. Dynamic characteristics  
GND = 0 V. For test circuit see Fig. 6.  
Symbol Parameter  
Conditions  
25 °C  
-40 °C to +85 °C -40 °C to +125 °C Unit  
Min Typ Max  
Min  
Max  
Min  
Max  
tpd  
propagation  
delay  
A to Y; see Fig. 5  
VCC = 3.0 V to 3.6 V  
CL = 15 pF  
[1]  
[2]  
-
-
4.3  
6.1  
7.1  
1.0  
1.0  
8.5  
12  
1.0  
1.0  
11.0  
14.5  
ns  
ns  
CL = 50 pF  
10.6  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
[3]  
-
-
-
3.1  
4.5  
15  
5.5  
7.5  
-
1.0  
1.0  
-
6.5  
8.5  
-
1.0  
1.0  
-
7.0  
9.5  
-
ns  
ns  
pF  
CL = 50 pF  
CPD  
power  
per buffer; CL = 50 pF; [4]  
f = 1 MHz;  
dissipation  
capacitance  
VI = GND to VCC  
[1] tpd is the same as tPLH and tPHL  
.
[2] Typical values are measured at VCC = 3.3 V.  
[3] Typical values are measured at VCC = 5.0 V.  
[4] CPD is used to determine the dynamic power dissipation PD (μW).  
PD = CPD × VCC 2 × fi + ∑(CL × VCC 2 × fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
Σ(CL × VCC 2 × fo) = sum of outputs.  
11.1. Waveform and test circuit  
V
A input  
M
t
t
PHL  
PLH  
V
Y output  
M
mna111  
Measurement points are given in Table 9.  
Fig. 5. Input (A) to output (Y) propagation delays  
Table 9. Measurement point  
Input  
Output  
VI  
VM  
VM  
GND to VCC  
0.5 × VCC  
0.5 × VCC  
©
XC7SH04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 2 — 26 January 2022  
5 / 11  
 
 
 
 
 

与XC7SH04GW相关器件

型号 品牌 描述 获取价格 数据表
XC7SH04GW,125 NXP XC7SH04 - Inverter TSSOP 5-Pin

获取价格

XC7SH08 NXP High-speed Si-gate CMOS device, 2-input AND function

获取价格

XC7SH08GV NEXPERIA 2-input AND gateProduction

获取价格

XC7SH08GV,125 NXP XC7SH08 - 2-input AND gate TSOP 5-Pin

获取价格

XC7SH08GW NXP LV/LV-A/LVX/H SERIES, 1-INPUT AND GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1

获取价格

XC7SH08GW NEXPERIA 2-input AND gateProduction

获取价格