OMAP-L138 Low-Power Applications Processor
www.ti.com
SPRS586A–JUNE 2009–REVISED AUGUST 2009
1 OMAP-L138 Low-Power Applications Processor
1.1 Features
(RCPxP) and Square-Root Reciprocal
Approximation (RSQRxP) Operations
Per Cycle
•
Dual Core SoC
–
–
300-MHz ARM926EJ-S™ RISC MPU
300-MHz C674x VLIW DSP
–
Two Multiply Functional Units
•
ARM926EJ-S Core
•
Mixed-Precision IEEE Floating Point
Multiply Supported up to:
–
–
–
–
–
32-Bit and 16-Bit (Thumb®) Instructions
DSP Instruction Extensions
Single Cycle MAC
ARM® Jazelle® Technology
EmbeddedICE-RT™ for Real-Time Debug
–
–
–
–
2 SP x SP -> SP Per Clock
2 SP x SP -> DP Every Two Clocks
2 SP x DP -> DP Every Three Clocks
2 DP x DP -> DP Every Four Clocks
•
•
ARM9 Memory Architecture
•
Fixed Point Multiply Supports Two 32 x
32-Bit Multiplies, Four 16 x 16-Bit
Multiplies, or Eight 8 x 8-Bit Multiplies
per Clock Cycle, and Complex Multiples
C674x Instruction Set Features
–
–
–
–
–
–
–
Superset of the C67x+™ and C64x+™ ISAs
2400/1800 C674x MIPS/MFLOPS
Byte-Addressable (8-/16-/32-/64-Bit Data)
8-Bit Overflow Protection
Bit-Field Extract, Set, Clear
Normalization, Saturation, Bit-Counting
Compact 16-Bit Instructions
–
–
–
Instruction Packing Reduces Code Size
All Instructions Conditional
Hardware Support for Modulo Loop
Operation
Protected Mode Operation
Exceptions Support for Error Detection and
Program Redirection
–
–
•
•
C674x Two Level Cache Memory Architecture
–
–
–
–
–
32K-Byte L1P Program RAM/Cache
32K-Byte L1D Data RAM/Cache
256K-Byte L2 Unified Mapped RAM/Cache
Flexible RAM/Cache Partition (L1 and L2)
1024K-Byte Boot ROM
•
Software Support
–
–
TI DSP/BIOS™
Chip Support Library and DSP Library
•
•
128K-Byte RAM Shared Memory
1.8V or 3.3V LVCMOS IOs (except for USB and
DDR2 interfaces)
Enhanced Direct-Memory-Access Controller 3
(EDMA3):
•
Two External Memory Interfaces:
–
–
–
–
–
2 Channel Controllers
3 Transfer Controllers
64 Independent DMA Channels
16 Quick DMA Channels
Programmable Transfer Burst Size
–
EMIFA
•
•
•
NOR (8-/16-Bit-Wide Data)
NAND (8-/16-Bit-Wide Data)
16-Bit SDRAM With 128 MB Address
Space
•
TMS320C674x Floating-Point VLIW DSP Core
–
DDR2/Mobile DDR Memory Controller
•
–
Load-Store Architecture With Non-Aligned
Support
16-Bit DDR2 SDRAM With 512 MB
Address Space or
16-Bit mDDR SDRAM With 256 MB
Address Space
–
–
64 General-Purpose Registers (32 Bit)
Six ALU (32-/40-Bit) Functional Units
•
•
•
•
Supports 32-Bit Integer, SP (IEEE Single
Precision/32-Bit) and DP (IEEE Double
Precision/64-Bit) Floating Point
Supports up to Four SP Additions Per
Clock, Four DP Additions Every 2
Clocks
•
Three Configurable 16550 type UART Modules:
–
–
–
With Modem Control Signals
16-byte FIFO
16x or 13x Oversampling Option
•
•
LCD Controller
Supports up to Two Floating Point (SP
or DP) Reciprocal Approximation
Two Serial Peripheral Interfaces (SPI) Each
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
TMS320C6000, C6000 are trademarks of Texas Instruments.
ARM926EJ-S is a trademark of ARM Limited.
PRODUCT PREVIEW information concerns products in the
formative or design phase of development. Characteristic data and
other specifications are design goals. Texas Instruments reserves
the right to change or discontinue these products without notice.
Copyright © 2009–2009, Texas Instruments Incorporated
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
