Datasheet > XAH320125K

XAH320125K

更新时间： 2024-11-21 01:03:23

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
20页	481K
描述
XA Family of Low Phase Noise Quartz-based PLL Oscillators

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

XAH320125K 数据手册

XA Family of Low Phase Noise

Quartz-based PLL Oscillators

Datasheet

Description

Features

▪ Conforms to AEC-Q200

The IDT XA devices are ultra-precision crystal oscillators with 750

to 890fs typical phase jitter over 12kHz to 20MHz bandwidth.

Available in a wide frequency range from 0.750MHz to 1350MHz,

the XA series crystal oscillators utilize a family of proprietary

ASICs, with a key focus on noise reduction technologies.

▪ Frequency range: 0.750MHz to 1350MHz

▪ Output types: LVDS, LVPECL, LVCMOS

▪ Frequency stability: ±25, ±50, or ±100 ppm

▪ Supply voltage: 2.5V or 3.3V

The 3rd order Delta Sigma Modulator reduces noise to the levels

that are comparable to traditional Bulk Quartz and SAW

oscillators. With short lead-time, low cost, low noise, wide

frequency range, excellent ambient performance, the XA devices

are an excellent choice over the conventional technologies. The

XA devices have stabilities as tight as ±25ppm with extremely

quick delivery for both standard and custom frequencies.

▪ Phase jitter (12kHz to 20MHz): 750fs to 890fs typical

▪ Package options:

ꢀ 3.2 × 2.5 × 1.0 mm

ꢀ 5.0 × 3.2 × 1.2 mm

▪ Operating temperature: -40°C to +85°C (Grade 3)

ꢀ Frequency stability options: ±25, ±50, or ±100 ppm

▪ Operating temperature: -40°C to +105°C (Grade 2)

ꢀ Frequency stability options: ±50 or ±100 ppm

Pin Assignments

NOTE: To minimize power supply line noise, a 0.01μF bypass

capacitor should be placed between V_DD(Pin 6) and GND (Pin 3)

on 6-pin devices, or V_DD(Pin 4) and GND (Pin 2) on 4-pin

devices.

Table 2. 4-pin Package

Table 1. 6-pin Package

Pin # Pin Name

Description

Pin # Pin Name

Description

[a,b]

E/D

GND

OUT

Enable/Disable

E/D

Enable/Disable

No connect

Connect to ground

Output

GND

OUT

OUT2

Connect to ground

Output

Supply voltage

Complementary output

Supply voltage

[a] Pulled high internally.

[b] Low = output disabled.

See Ordering Information for more details.

May 24, 2018

12 3 4 5 6 7...20

中文翻译

下载PDF

与XAH320125K相关器件

型号	品牌	获取价格	描述	数据表
XAH325125I	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH325125K	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH326125I	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH326125K	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH330125I	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH330125K	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH335125I	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH335125K	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH336125I	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAH336125K	IDT	获取价格	XA Family of Low Phase Noise Quartz-based PLL Oscillators