5秒后页面跳转
捷配首页

Datasheet > X4163S8-2.7AT1
X4163S8-2.7AT1 PDF预览

X4163S8-2.7AT1

更新时间： 2024-02-08 16:17:10
品牌 Logo 应用领域
瑞萨 - RENESAS 光电二极管
页数 文件大小 规格书
22页 924K
描述
IC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8, Power Management Circuit

阅读下载

中文翻译

获取价格

X4163S8-2.7AT1 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SOP,
针数：8Reach Compliance Code：compliant
风险等级：5.76Is Samacsys：N
其他特性：RESET THRESHOLD VOLTAGE IS 2.92V可调阈值：NO
模拟集成电路 - 其他类型：POWER SUPPLY MANAGEMENT CIRCUITJESD-30 代码：R-PDSO-G8
JESD-609代码：e0长度：4.9022 mm
湿度敏感等级：1信道数量：1
功能数量：1端子数量：8
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：240认证状态：Not Qualified
座面最大高度：1.7272 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：TIN LEAD
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：3.9116 mmBase Number Matches：1

X4163S8-2.7AT1 数据手册

 浏览型号X4163S8-2.7AT1的Datasheet PDF文件第5页浏览型号X4163S8-2.7AT1的Datasheet PDF文件第6页浏览型号X4163S8-2.7AT1的Datasheet PDF文件第7页浏览型号X4163S8-2.7AT1的Datasheet PDF文件第9页浏览型号X4163S8-2.7AT1的Datasheet PDF文件第10页浏览型号X4163S8-2.7AT1的Datasheet PDF文件第11页 
X4163, X4165  
BP2, BP1, BP0: Block Protect Bits (Nonvolatile)  
ers up again. Writes to the WEL bit do not cause a non-  
volatile write cycle, so the device is ready for the next  
operation immediately after the stop condition.  
The Block Protect Bits, BP2, BP1 and BP0, determine  
which blocks of the array are write protected. A write to a  
protected block of memory is ignored. The block protect  
bits will prevent write operations to the following seg-  
ments of the array.  
WD1, WD0: Watchdog Timer Bits  
The bits WD1 and WD0 control the period of the Watch-  
dog Timer. The options are shown below.  
Protected Addresses  
(Size)  
Array Lock  
None  
WD1  
WD0  
Watchdog Time Out Period  
1.4 seconds  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
None (factory setting)  
None  
0
0
1
1
0
1
0
1
None  
600 milliseconds  
None  
None  
200 milliseconds  
0000h - 7FFh (2K bytes)  
000h - 03Fh (64 bytes)  
000h - 07Fh (128 bytes)  
000h - 0FFh (256 bytes)  
000h - 1FFh (512 bytes)  
Full Array (All)  
First Page (P1)  
First 2 pgs (P2)  
First 4 pgs (P4)  
First 8 pgs (P8)  
disabled (factory setting)  
Write Protect Enable  
These devices have an advanced Block Lock scheme  
that protects one of five blocks of the array when  
enabled. It provides hardware write protection through  
the use of a WP pin and a nonvolatile Write Protect  
Enable (WPEN) bit.  
RWEL: Register Write Enable Latch (Volatile)  
The RWEL bit must be set to “1” prior to a write to the  
Control Register.  
The Write Protect (WP) pin and the Write Protect Enable  
(WPEN) bit in the Control Register control the program-  
mable Hardware Write Protect feature. Hardware Write  
Protection is enabled when the WP pin and the WPEN  
bit are HIGH and disabled when either the WP pin or the  
WPEN bit is LOW. When the chip is Hardware Write Pro-  
tected, nonvolatile writes to the block protected sections  
in the memory array cannot be written and the block pro-  
tect bits cannot be changed. Only the sections of the  
memory array that are not block protected can be writ-  
ten. Note that since the WPEN bit is write protected, it  
cannot be changed back to a LOW state; so write pro-  
tection is enabled as long as the WP pin is held HIGH.  
WEL: Write Enable Latch (Volatile)  
The WEL bit controls the access to the memory and to  
the Register during a write operation. This bit is a volatile  
latch that powers up in the LOW (disabled) state. While  
the WEL bit is LOW, writes to any address, including any  
control registers will be ignored (no acknowledge will be  
issued after the Data Byte). The WEL bit is set by writing  
a “1” to the WEL bit and zeroes to the other bits of the  
control register. Once set, WEL remains set until either it  
is reset to 0 (by writing a “0” to the WEL bit and zeroes to  
the other bits of the control register) or until the part pow-  
Table 1. Write Protect Enable Bit and WP Pin Function  
Memory Array not  
Block Protected  
Memory Array Block  
WP  
WPEN  
Protected  
WPEN Bit  
Writes OK  
Protection  
Software  
LOW  
HIGH  
HIGH  
X
0
1
Writes OK  
Writes OK  
Writes OK  
Writes Blocked  
Writes Blocked  
Writes Blocked  
Writes OK  
Software  
Writes Blocked  
Hardware  
FN8120 Rev 2.00  
November 26, 2007  
Page 8 of 22  
1...567891011...22

中文翻译

下载PDF

与X4163S8-2.7AT1相关器件

型号 品牌 获取价格 描述 数据表
X4163S8-2.7A-T1 RENESAS

获取价格

 		1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8
X4163S8-4.5A INTERSIL

获取价格

 		CPU Supervisor with 16K EEPROM
X4163S8-4.5A RENESAS

获取价格

 		1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8
X4163S8I INTERSIL

获取价格

 		CPU Supervisor with 16K EEPROM
X4163S8I RENESAS

获取价格

 		1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8
X4163S8I-2.7 INTERSIL

获取价格

 		CPU Supervisor with 16K EEPROM
X4163S8I-2.7A INTERSIL

获取价格

 		CPU Supervisor with 16K EEPROM
X4163S8I-2.7A RENESAS

获取价格

 		1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, PLASTIC, SOIC-8
X4163S8I-4.5A INTERSIL

获取价格

 		CPU Supervisor with 16K EEPROM
X4163S8I-4.5A RENESAS

获取价格

 		1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, PLASTIC, SOIC-8

与X4163S8-2.7AT1相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证