W83697UF/W83697UG
Table of Contents-
1.
2.
3.
4.
5.
GENERAL DESCRIPTION............................................................................................................. 4
FEATURES..................................................................................................................................... 5
BLOCK DIAGRAM FOR W83697UF.............................................................................................. 7
PIN CONFIGURATION FOR W83697UF ...................................................................................... 8
PIN DESCRIPTION ........................................................................................................................ 9
5.1 LPC Interface...................................................................................................................... 10
5.2 FDC Interface ..................................................................................................................... 11
5.3 Multi-Mode Parallel Port ..................................................................................................... 12
5.4 Serial Port Interface............................................................................................................ 17
5.5 Infrared Port........................................................................................................................ 18
5.6 Flash ROM Interface .......................................................................................................... 19
5.7 General Purpose I/O Port................................................................................................... 19
5.8 Smart Card Interface .......................................................................................................... 20
5.9 PWM & General Purpose I/O Port 8................................................................................... 21
5.10 Game Port & MIDI Port....................................................................................................... 21
5.11 POWER PINS..................................................................................................................... 22
CONFIGURATION REGISTER.................................................................................................... 22
6.1 Plug and Play Configuration............................................................................................... 22
6.
6.2 Compatible PnP.................................................................................................................. 23
6.2.1 Extended Function Registers .................................................................................................23
6.2.2 Extended Functions Enable Registers (EFERs).....................................................................23
6.2.3 Extended Function Index Registers (EFIRs), Extended Function Data Registers (EFDRs)...23
6.3 Configuration Sequence..................................................................................................... 23
6.3.1 Enter the extended function mode .........................................................................................24
6.3.2 Configurate the configuration registers ..................................................................................24
6.3.3 Exit the extended function mode............................................................................................24
6.3.4 Software programming example ............................................................................................24
6.4 Chip (Global) Control Register ........................................................................................... 25
6.5 Logical Device 0 (FDC) ...................................................................................................... 31
6.6 Logical Device 1 (Parallel Port).......................................................................................... 34
6.7 Logical Device 2 (UART A)................................................................................................. 35
6.8 Logical Device 3 (UART B)................................................................................................. 36
6.9 Logical Device 7 (Game Port and GPIO Port 1)................................................................. 38
6.10 Logical Device 8 (MIDI Port and GPIO Port 5)................................................................... 38
6.11 Logical Device 9 (GPIO Port 2 ~ GPIO Port 4 ) ................................................................. 40
6.12 Logical Device A (ACPI)..................................................................................................... 41
- 2 -
日本芯片代工厂JS Foundry濒临破产 激进扩张致负债161亿日元
LG电子进军HBM制造关键领域 混合键合设备研发瞄准2028年量产
博通10亿美元半导体工厂计划搁浅 西班牙谈判破裂背后暗藏政治变局
英特尔联手台积电2nm工艺 Nova Lake芯片流片完成引爆业界期待
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
