5秒后页面跳转
捷配首页

Datasheet > W3L1ZC104MAT1A
W3L1ZC104MAT1A PDF预览

W3L1ZC104MAT1A

更新时间： 2024-11-16 20:57:59
品牌 Logo 应用领域
京瓷/艾维克斯 - KYOCERA AVX 电容器
页数 文件大小 规格书
2页 118K
描述
Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.1uF, Surface Mount, 0612, CHIP, ROHS COMPLIANT

阅读下载

中文翻译

获取价格

W3L1ZC104MAT1A 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active包装说明：CHIP, ROHS COMPLIANT
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8532.24.00.20Factory Lead Time：8 weeks
风险等级：5.42电容：0.1 µF
电容器类型：CERAMIC CAPACITOR介电材料：CERAMIC
高度：0.95 mmJESD-609代码：e2
长度：3.2 mm安装特点：SURFACE MOUNT
多层：Yes负容差：20%
端子数量：2最高工作温度：125 °C
最低工作温度：-55 °C封装形状：RECTANGULAR PACKAGE
封装形式：SMT包装方法：TR, 7 INCH
正容差：20%额定（直流）电压（URdc）：10 V
尺寸代码：0612表面贴装：YES
温度特性代码：X7R温度系数：15% ppm/ °C
端子面层：Tin/Nickel (Sn/Ni)端子形状：WRAPAROUND
宽度：1.6 mmBase Number Matches：1

W3L1ZC104MAT1A 数据手册

 浏览型号W3L1ZC104MAT1A的Datasheet PDF文件第2页 
IDC Low Inductance Capacitors (RoHS)  
0306/0612/0508 IDC (InterDigitated Capacitors)  
GENERAL DESCRIPTION  
Inter-Digitated Capacitors (IDCs) are used for both semiconductor  
package and board level decoupling. The equivalent series  
inductance (ESL) of a single capacitor or an array of capacitors in  
0612  
parallel determines the response time of a Power Delivery Network  
(PDN). The lower the ESL of a PDN, the faster the response time.  
A designer can use many standard MLCCs in parallel to reduce  
ESL or a low ESL Inter-Digitated Capacitor (IDC) device. These IDC  
devices are available in versions with a maximum height of 0.95mm  
+
–
+
–
or 0.55mm.  
0508  
IDCs are typically used on packages of semiconductor products  
with power levels of 15 watts or greater. Inter-Digitated Capacitors  
are used on CPU, GPU, ASIC, and ASSP devices produced on  
0.13μ, 90nm, 65nm, and 45nm processes. IDC devices are used  
on both ceramic and organic package substrates. These low ESL  
surface mount capacitors can be placed on the bottom side or the  
top side of a package substrate. The low profile 0.55mm maximum  
height IDCs can easily be used on the bottom side of BGA  
packages or on the die side of packages under a heat spreader.  
+
–
+
–
0306  
TYPICAL IMPEDANCE  
10  
IDCs are used for board level decoupling of systems with speeds of  
300MHz or greater. Low ESL IDCs free up valuable board space by  
reducing the number of capacitors required versus standard  
MLCCs. There are additional benefits to reducing the number of  
capacitors beyond saving board space including higher reliability  
from a reduction in the number of components and lower  
placement costs based on the need for fewer capacitors.  
MLCC_1206  
LICC_0612  
1
0.1  
IDC_0612  
0.01  
The Inter-Digitated Capacitor (IDC) technology was developed by  
AVX. This is the second family of Low Inductance MLCC products  
created by AVX. IDCs are a cost effective alternative to AVX’s first  
generation low ESL family for high-reliability applications known as  
LICA (Low Inductance Chip Array).  
0.001  
1
10  
100  
1000  
Frequency (MHz)  
AVX IDC products are available with a lead-free finish of plated  
Nickel/Tin.  
HOW TO ORDER  
225  
M
W
3
L
1
6
D
A
T
3
A
Capacitance Capacitance  
Style  
IDC  
Low  
Inductance  
Number Voltage Dielectric  
Failure Termination Packaging  
Thickness  
Max. Thickness  
mm (in.)  
A=Standard  
S=0.55 (0.0±±)  
Code (In pF)  
Tolerance  
Case  
of  
Rate  
4 = 4V  
C = X7R  
D = X5R  
Z = X7S  
T = Plated Ni  
and Sn  
Available  
1=7" Reel  
3=13" Reel  
Size  
Terminals  
1 = 8 Terminals  
± Sig. Digits + M = ±±0ꢀ  
Number of  
Zeros  
A = N/A  
6 = 6.3V  
Z = 10V  
Y = 16V  
3 = ±5V  
± = 0508  
3 = 061±  
4 = 0306  
NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.  
PERFORMANCE CHARACTERISTICS  
Capacitance Tolerance  
Operation  
±±0ꢀ Preferred  
Dielectric Strength  
CTE (ppm/C)  
No problems observed after ±.5 x RVDC  
for 5 seconds at 50mA max current  
X7R = -55°C to +1±5°C  
X5R = -55°C to +85°C  
X7S = -55°C to +1±5°C  
Temperature Range  
1±.0  
Thermal Conductivity 4-5W/M K  
Temperature Coefficient ±15ꢀ (0VDC), ±±±ꢀ (X7S)  
Voltage Ratings  
4, 6.3, 10, 16, ±5 VDC  
Terminations  
Available  
Plated Nickel and Solder  
Dissipation Factor  
≤ 6.3V = 6.5ꢀ max;  
10V = 5.0ꢀ max;  
≥ 16V = 3.5ꢀ max  
Insulation Resistance  
(@+25°C, RVDC)  
100,000MΩ min, or 1,000MΩ per  
μF min.,whichever is less  
REV 01  
78  
12

中文翻译

下载PDF

与W3L1ZC104MAT1A相关器件

型号 品牌 获取价格 描述 数据表
W3L1ZC104MAT1S KYOCERA AVX

获取价格

 		Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.1uF, Surfa
W3L1ZC104MAT3A KYOCERA AVX

获取价格

 		InterDigitated Cap
W3L1ZC104MAT3S KYOCERA AVX

获取价格

 		InterDigitated Cap
W3L1ZC105KAT1A KYOCERA AVX

获取价格

 		Ceramic Capacitor, Multilayer, Ceramic, 10V, 10% +Tol, 10% -Tol, X7R, 15% TC, 1uF, Surface
W3L1ZC105MAT1A KYOCERA AVX

获取价格

 		CAP CER 1UF 10V X7R 0612
W3L1ZC105MAT1AF KYOCERA AVX

获取价格

 		Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 1uF, Surface
W3L1ZC105MAT1S KYOCERA AVX

获取价格

 		InterDigitated Cap
W3L1ZC105MAT3A KYOCERA AVX

获取价格

 		Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 1uF, Surface
W3L1ZC105MAT3S KYOCERA AVX

获取价格

 		InterDigitated Cap
W3L1ZC224MAT1A KYOCERA AVX

获取价格

 		Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.22uF, Surf

与W3L1ZC104MAT1A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证