5秒后页面跳转
VSC8211VXW PDF预览

VSC8211VXW

更新时间: 2024-02-02 17:25:08
品牌 Logo 应用领域
VITESSE /
页数 文件大小 规格书
165页 1754K
描述
Ethernet Transceiver, PBGA117, 10 X 14 MM, 1 MM PITCH, LEAD FREE, LBGA-117

VSC8211VXW 技术参数

生命周期:Transferred零件包装代码:BGA
包装说明:LBGA,针数:117
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.76JESD-30 代码:R-PBGA-B117
长度:14 mm功能数量:1
端子数量:117封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, LOW PROFILE认证状态:Not Qualified
座面最大高度:1.7 mm标称供电电压:1.2 V
表面贴装:YES电信集成电路类型:ETHERNET TRANSCEIVER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM宽度:10 mm
Base Number Matches:1

VSC8211VXW 数据手册

 浏览型号VSC8211VXW的Datasheet PDF文件第3页浏览型号VSC8211VXW的Datasheet PDF文件第4页浏览型号VSC8211VXW的Datasheet PDF文件第5页浏览型号VSC8211VXW的Datasheet PDF文件第7页浏览型号VSC8211VXW的Datasheet PDF文件第8页浏览型号VSC8211VXW的Datasheet PDF文件第9页 
VSC8211  
Datasheet  
11  
Twisted Pair Interface ................................................................................................................................................... 43  
11.1 Twisted Pair Autonegotiation (IEEE802.3 Clause 28) ........................................................................ 43  
11.2 Twisted Pair Auto MDI/MDI-X Function .............................................................................................. 44  
11.3 Auto MDI/MDI-X in Forced 10/100 Link Speeds ................................................................................. 44  
11.4 Twisted Pair Link Speed Downshift .................................................................................................... 45  
11.5 100Mbps Fiber Support Over Copper Media Interface ....................................................................... 45  
11.5.1  
Register Settings ....................................................................................................................................45  
12  
13  
Transformerless Operation for PICMG 2.16 and 3.0 IP-based Backplanes ........................................................ 45  
Dual Mode Serial Management Interface (SMI) ........................................................................................................ 45  
13.1 PHY Register Access with SMI in MSA mode .................................................................................... 46  
13.1.1  
13.1.2  
13.1.3  
13.1.4  
Write Operation - Random Write ..........................................................................................................48  
Write Operation - Sequential Write .......................................................................................................49  
Read Operation - Random Read .........................................................................................................50  
Read Operation - Sequential Read ......................................................................................................51  
13.2 PHY Register Access with SMI in IEEE Mode ................................................................................... 52  
13.3 SMI Interrupt ....................................................................................................................................... 53  
14  
15  
LED Interface .................................................................................................................................................................. 54  
14.1 Serial LED Output ............................................................................................................................... 56  
Test Mode Interface (JTAG) ......................................................................................................................................... 57  
15.1 Supported Instructions and Instruction Codes .................................................................................... 58  
15.2 Boundary-Scan Register Cell Order ................................................................................................... 59  
16  
17  
18  
Enhanced ActiPHY Power Management ................................................................................................................... 60  
16.1 Operation in Enhanced ActiPHY Mode .............................................................................................. 60  
16.2 Low power state ................................................................................................................................. 61  
16.3 LP Wake up state ............................................................................................................................... 61  
16.4 Normal operating state ....................................................................................................................... 61  
Ethernet In-line Powered Device Support ................................................................................................................. 62  
17.1 Cisco In-Line Powered Device Detection ........................................................................................... 62  
17.2 In-Line Power Ethernet Switch Diagram ............................................................................................. 62  
17.3 In-Line Powered Device Detection (Cisco Method) ............................................................................ 62  
17.4 IEEE 802.3af (DTE Power via MDI) ................................................................................................... 63  
Advanced Test Modes .................................................................................................................................................. 64  
18.1 1000BASE-T Ethernet Packet Generator (EPG) ................................................................................ 64  
18.2 1000BASE-T CRC Counter ................................................................................................................ 64  
18.3 Far-end Loopback .............................................................................................................................. 64  
18.4 Near-end Loopback ............................................................................................................................ 64  
18.5 Connector Loopback .......................................................................................................................... 65  
6 of 165  
VMDS-10105 Revision 4.1  
October 2006  

与VSC8211VXW相关器件

型号 品牌 描述 获取价格 数据表
VSC8211XVW VITESSE Ethernet Transceiver, PBGA117, 10 X 14 MM, 1 MM PITCH, LEAD FREE, LBGA-117

获取价格

VSC8221 VITESSE Single Port 10/100/1000BASE-T PHY with 1.25 Gbps SerDes / SGMII for SFPs / GBICs

获取价格

VSC8221 MICROSEMI Single Port 10/100/1000BASE-T PHY with1.25 Gbps SerDes for SFPs/GBICs

获取价格

VSC8221 MICROCHIP The VSC8221 is the smallest, lowest power Gigabit Ethernet (GE) over copper PHY available

获取价格

VSC8221HH MICROSEMI Single Port 10/100/1000BASE-T PHY with1.25 Gbps SerDes for SFPs/GBICs

获取价格

VSC8221XHH VITESSE Ethernet Transceiver, 1-Trnsvr, PBGA100,

获取价格