VSC8223
Datasheet
Extended Multirate STS-12/STM-4, STS-3/STM-1 and FEC Clock and Data Recovery IC
● On-die input and output termination
FEATURES
● Selectable high-speed clock output
● Extended multirate clock and data recovery
support for STS-12/STM-4, STS-3/STM-1, and
FEC data rates
● Selectable LVPECL reference frequencies:
19.44 MHz, 77.76 MHz, or 155.52 MHz (or FEC)
● Internal phase-locked loop maintains clock
● Complies with Bellcore and ITU-T specifications
output in the absence of data
for jitter tolerance, transfer, and generation
● Low power CMOS technology
● 2.5 V supply operation
● Status indication signals (LVTTL) for:
Loss of signal (LOS)
Loss of lock (LOL)
No reference (NOREF)
● 0.4 W typical power dissipation
● 48-pin LQFP package
● Automatic and manual lock-to-reference modes
GENERAL DESCRIPTION
The VSC8223 device is a high-performance, extended multirate clock and data recovery (CDR) IC that supports
SONET/SDH systems operating at STS-12/STM-4, STS-3/STM-1, and forward error correction (FEC) data rates.
The VSC8223 generates a differential bit clock and differential retimed data.
High-speed input and output signals are terminated on-chip to maintain the highest degree of signal integrity possible.
Two selectable, externally supplied reference clock (REFCLK[1:0]) inputs support the phase-locked loop (PLL)
operation and are used to maintain a lock condition when the high-speed data is missing at the input. A reference
clock selector (RCLK_SEL) input allows the user to select between either of the two REFCLK inputs. The reference
clock frequency (155.52 MHz, 77.76 MHz, 19.44 MHz or FEC) to the VSC8223 is selected using the
RCLK_FSEL[1:0] control signals.
The loss of lock (LOL) status signal indicates the loss of lock of the PLL. The loss of signal (LOS) status signal
indicates the occurrence of an all zeros or all ones pattern. During a LOS condition, an all zeros data pattern is output
along with a SONET/SDH-quality clock (for SONET/SDH rates only).
During LOS conditions, the PLL automatically switches to the REFCLK. The PLL automatically switches back to the
high-speed input when the LOS signal is de-asserted. The PLL can also be manually forced into the lock to REFCLK
mode using the LREF control pin. In addition, the automatic lock to REFCLK mode can be disabled.
The VSC8223 device is available in a plastic, low-profile quad flat package (LQFP) with an exposed pad and a
7 mm × 7 mm body. The device is also available in a lead(Pb)-free package, VSC8223XRV.
G52417 Revision 4.0
July 2007
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • E-mail: webmaster@vitesse.com
Internet: www.vitesse.com
1 of 26