VS6590
Figure 1. VS6590 Application Diagram
Table 2. Technical Specifications
Active pixels
800H x 600V
EXTCLK
XSHUTDOWN
STV0976
Baseband
or
Application
Processor
VS6590
0.5 Megapixel
SMIA
Camera
Module
Pixel size
4.0 x 4.0 µm
Mobile
Imaging
DSP
(optional)
2
CCI
Array size
3.232 x 2.432 mm
RGB Bayer
Color filter array
Exposure control
Analog gain
CCP 1.0
+120 dB
+24 dB (max)
61 dB (typical)
35 dB at 100 lux
Figure 2. VS6590 Block Diagram
Dynamic range
Signal-to-noise Ratio
Frame rate
VS6590
PLL and Clock Management
EXTCLK
1 to 30 Hz (800H x 600V)
Raw Bayer 10-bit
VDIG
DGND
Power Mgmt
Power-On Reset
XSHUTDOWN
Pixel format
Sensor
Control
Registers
808 x 608
Pixel array
VCAP
VANA
AGND
CCP 1.0 High-speed serial
208Mbit/s
1.8 V LVDS
SCL
SDA
1152 x 864
Video Interface
Clock input
SMIA
Profile 0
Frame
CLKP
CLKN
DATAP
DATAN
6.5 to 27 MHz square
13 MHz typ. (on-chip PLL)
Column ADC
X Decoder
Formatter
Line SRAM
2.4 to 2.9 V analog
1.8 V ± 0.1 V digital
Supply voltage
I/O voltage
1.8 V CMOS levels
Figure 3. VS6590 Outline Drawing
Streaming 30fps: 75mW
max
Power down: 15 µW max.
Power consumption
Lens
2-element, 44.5° HFOV, F#
2.8
Depth of field
TV distortion
50 cm to infinite
< |2%|
Relative illumination
Package type
Package size
37% typ.
SmOP2M
8.5 x 9.5 x 7.6 mm (wlh)
16-pin SMD socket with
EMC shield
System attach
Table 3. Temperature Range
Storage
-40 to +85 °C
Functional operating
Normal operating
Optimal operating
-30 to +70 °C
-25 to +55 °C
+5 to +30 °C
2/3