Datasheet > V62/03669-01XA

V62/03669-01XA

更新时间： 2024-01-13 05:51:40

品牌	Logo	应用领域
德州仪器 - TI		数字信号处理器
页数	文件大小	规格书
65页	938K
描述
FLOATING-POINT DIGITAL SIGNAL PROCESSOR

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

V62/03669-01XA 数据手册

ꢀꢁ ꢂ ꢃ ꢄ ꢅꢆ ꢇ ꢄ ꢈ ꢉꢊꢋꢌ ꢀꢁ ꢂ ꢃ ꢄ ꢅꢆ ꢇ ꢄ ꢈ ꢁ ꢊꢅ ꢍꢉ ꢊ ꢋ

ꢎ ꢏꢐ ꢑꢒ ꢓꢔꢕ ꢉꢋ ꢐꢓ ꢔꢒ ꢖꢓ ꢕꢓ ꢒꢑꢏ ꢀꢓ ꢕ ꢔꢑꢏ ꢋꢗ ꢐ ꢅꢊ ꢀ ꢀꢐ ꢗ

SGUS042A − MAY 1998 − REVISED APRIL 2004

Controlled Baseline

− One Assembly/Test Site, One Fabrication

Site

1M-Bit On-Chip SRAM

− 512K-Bit Internal Program/Cache

(16K 32-Bit Instructions)

− 512K-Bit Dual-Access Internal Data

(64K Bytes)

Extended Temperature Performance up to

−40°C to 105°C

Enhanced Diminishing Manufacturing

Sources (DMS) Support

32-Bit External Memory Interface (EMIF)

− Glueless Interface to Synchronous

Memories: SDRAM and SBSRAM

− Glueless Interface to Asynchronous

Memories: SRAM and EPROM

− 52M-Byte Addressable External Memory

Space

Enhanced Product-Change Notification

†

Qualification Pedigree

Highest Performance Floating-Point Digital

Signal Processor (DSP) 320C6701

− 8.3-, 6-ns Instruction Cycle Time

− 120-, 167-MHz Clock Rate

− Eight 32-Bit Instructions/Cycle

− 1 GFLOPS

Four-Channel Bootloading

Direct-Memory-Access (DMA) Controller

With an Auxiliary Channel

16-Bit Host-Port Interface (HPI)

− Access to Entire Memory Map

− 320C6201 Fixed-Point DSP

Pin-Compatible

Two Multichannel Buffered Serial Ports

(McBSPs)

− Direct Interface to T1/E1, MVIP, SCSA

Framers

− ST-Bus-Switching Compatible

− Up to 256 Channels Each

− AC97-Compatible

− Serial-Peripheral-Interface (SPI)

Compatible (Motorola)

VelociTI Advanced Very Long Instruction

Word (VLIW) C67x CPU Core

− Eight Highly Independent Functional

Units:

− Four ALUs (Floating- and Fixed-Point)

− Two ALUs (Fixed-Point)

− Two Multipliers (Floating- and

Fixed-Point)

− Load-Store Architecture With 32 32-Bit

General-Purpose Registers

− Instruction Packing Reduces Code Size

− All Instructions Conditional

Two 32-Bit General-Purpose Timers

Flexible Phase-Locked-Loop (PLL) Clock

Generator

‡

Instruction Set Features

− Hardware Support for IEEE

Single-Precision Instructions

− Hardware Support for IEEE

Double-Precision Instructions

− Byte-Addressable (8-, 16-, 32-Bit Data)

− 8-Bit Overflow Protection

− Saturation

IEEE-1149.1 (JTAG )

Boundary-Scan-Compatible

352-Pin Ball Grid Array (BGA) Package

(GJC Suffix)

352-Pin Ball Grid Array (BGA) Mechanical

Shock-Tolerant Package (Mech~Shock)

Option (GJC Suffix)

0.18-µm/5-Level Metal Process

− CMOS Technology

− Bit-Field Extract, Set, Clear

− Bit-Counting

− Normalization

3.3-V I/Os, 1.8-V Internal (120-MHz)

3.3-V I/Os, 1.9-V Internal (167-MHz)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI is a trademark of Texas Instruments.

Motorola is a trademark of Motorola, Inc.

†

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.

This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST,

electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this

component beyond specified performance and environmental limits.

‡

IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

ꢋ

ꢗ

ꢐ

ꢨ

ꢖ

ꢣ

ꢘ

ꢅ

ꢡ

ꢒ

ꢢ

ꢓ

ꢜ

ꢐ

ꢚ

ꢔ

ꢛ

ꢖ

ꢑ

ꢒ

ꢑ

ꢙ

ꢚ

ꢤ

ꢛ

ꢜ

ꢢ

ꢝ

ꢞ

ꢟ

ꢠ

ꢙ

ꢜ

ꢚ

ꢙ

ꢡ

ꢥ

ꢢ

ꢣ

ꢝ

ꢤ

ꢚ

ꢠ

ꢟ

ꢞ

ꢡ

ꢜ

ꢛ

ꢥ

ꢒꢤ

ꢣ

ꢦ

ꢡ

ꢧ

ꢙ

ꢢ

ꢟ

ꢡ

ꢠ

ꢙ

ꢠ

ꢜ

ꢝ

ꢚ

ꢣ

ꢨ

ꢟ

ꢚ

ꢠ

ꢤ

ꢡ

ꢩ

ꢝ

ꢜ

ꢢ

ꢠ

ꢜ

ꢝ

ꢞ

ꢠ

ꢜ

ꢡ

ꢥ

ꢙ

ꢛ

ꢙ

ꢢ

ꢤ

ꢝ

ꢠ

ꢪ

ꢠ

ꢤ

ꢝ

ꢜ

ꢛ

ꢫ

ꢟ

ꢓ

ꢚ

ꢞ

ꢤ

ꢡ

ꢠ

ꢟ

ꢚ

ꢨ

ꢟ

ꢝ

ꢨ

ꢬ

ꢟ

ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ

ꢝ

ꢟ

ꢚ

ꢠ

ꢭ

ꢩ

ꢋ

ꢝ

ꢜ

ꢨ

ꢣ

ꢢ

ꢠ

ꢙ

ꢜ

ꢚ

ꢥ

ꢝ

ꢜ

ꢢ

ꢤ

ꢡ

ꢙ

ꢚ

ꢮ

ꢨ

ꢜ

ꢤ

ꢡ

ꢚ

ꢜ

ꢠ

ꢚ

ꢤ

ꢢ

ꢤ

ꢡ

ꢟ

ꢝ

ꢙ

ꢧ

ꢭ

ꢙ

ꢚ

ꢢ

ꢧ

ꢣ

ꢨ

ꢤ

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

12 3 4 5 6 7...65

中文翻译

下载PDF

V62/03669-01XA 替代型号

型号	品牌	替代类型	描述	数据表
SM320C6701GJCA12EP	TI	完全替代	FLOATING-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6701GJCA120	TI	完全替代	FLOATING POINT DIGITAL SIGNAL PROCESSOR
V62/04606-01XA	TI	类似代替	FIXED-POINT DIGITAL SIGNAL PROCESSOR

与V62/03669-01XA相关器件

型号	品牌	获取价格	描述	数据表
V62/03670-02XE	TI	获取价格	IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
V62/03670-03XE	TI	获取价格	IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
V62/03670-04XE	TI	获取价格	增强型产品 IEEE 1394b 三端口电缆收发器/仲裁器 \| PFP \| 80 \| -4
V62/03671-01XE	TI	获取价格	DIFFERENTIAL BUS TRANSCEIVER
V62/03671-02XE	TI	获取价格	DIFFERENTIAL BUS TRANSCEIVER
V62/03672-01XE	TI	获取价格	增强型产品四路差分比较器 \| D \| 14 \| -40 to 125
V62/03672-02XE	TI	获取价格	增强型产品四路差分比较器 \| D \| 14 \| -55 to 125
V62/03672-02YE	TI	获取价格	增强型产品四路差分比较器 \| PW \| 14 \| -55 to 125
V62/04601-01XE	TI	获取价格	3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
V62/04601-01YE	TI	获取价格	具有 TTL 兼容型 CMOS 输入和三态输出的增强型产品 16 通道、2.7V 至 3.

与V62/03669-01XA相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

3
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

5
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

3

产品中心

服务支持

精选活动

关于我们

帮助中心

V62/03669-01XA

V62/03669-01XA 数据手册

V62/03669-01XA 替代型号

与V62/03669-01XA相关器件

与V62/03669-01XA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

V62/03669-01XA

V62/03669-01XA 数据手册

V62/03669-01XA 替代型号

与V62/03669-01XA相关器件

与V62/03669-01XA相关文章

您还可以找

您在本页遇到什么问题？