UTRON
UT6264C
8K X 8 BIT LOW POWER CMOS SRAM
Rev. 1.1
FEATURES
The UT6264C is a 65,536-bit low power CMOS
static random access memory organized as 8,192
words by 8 bits. It is fabricated using high
performance, high reliability CMOS technology.
Access time : 35/70ns (max.)
ꢀ
Low power consumption :
ꢀ
Operating : 45/30 mA (typ.)
CMOS Standby : 2mA (typ.) normal
2 µA (typ.) L-version
Easy memory expansion is provided by using two
chip enable input.(
,CE2) ,and supports low
CE1
1 µA (typ.) LL-version
data retention voltage for battery back-up
operation with low data retention current.
Single 4.5V~5.5V power supply
ꢀ
Operating temperature :
ꢀ
℃
℃
Commercial : 0 ~70
The UT6264C operates from a single 4.5V~5.5V
power supply and all inputs and outputs are fully
TTL compatible.
All inputs and outputs TTL compatible
Fully static operation
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
Three state outputs
Data retention voltage : 2V (min.)
Package : 28-pin 600 mil PDIP
28-pin 330 mil SOP
PIN CONFIGURATION
Vcc
WE
NC
A12
A7
1
28
27
FUNCTIONAL BLOCK DIAGRAM
2
3
26
25
CE2
A8
×
4
8K
8
A6
A0-A12
DECODER
MEMORY
ARRAY
A5
5
6
24
23
A9
A4
A11
Vcc
Vss
7
8
9
22
21
A3
OE
A10
A2
20
19
CE1
I/O8
I/O7
I/O6
I/O5
I/O4
A1
A0
10
11
I/O DATA
CIRCUIT
I/O1-I/O8
COLUMN I/O
18
17
16
15
I/O1
I/O2
I/O3
Vss
12
13
14
CE1
CE2
OE
PDIP/SOP
CONTROL
CIRCUIT
WE
PIN DESCRIPTION
SYMBOL
DESCRIPTION
A0 - A12
Address Inputs
I/O1 - I/O8
Data Inputs/Outputs
Chip Enable Inputs
Write Enable Input
Output Enable Input
,CE2
CE1
WE
OE
VCC
VSS
NC
Power Supply
Ground
No connection
GENERAL DESCRIPTION
UTRON TECHNOLOGY INC.
P80028
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
1