Datasheet > UPD44645362F5-E50-FQ1

UPD44645362F5-E50-FQ1

更新时间： 2023-05-15 00:00:00

品牌	Logo	应用领域
日电电子 - NEC		静态存储器
页数	文件大小	规格书
40页	370K
描述
IC,SYNC SRAM,QDR,2MX36,CMOS,BGA,165PIN,PLASTIC

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UPD44645362F5-E50-FQ1 数据手册

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第2页

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第3页

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第4页

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第5页

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第6页

浏览型号UPD44645362F5-E50-FQ1的Datasheet PDF文件第7页

PRELIMINARY DATA SHEET

MOS INTEGRATED CIRCUIT

PD44645082, 44645092, 44645182, 44645362

72M-BIT QDR^TMII SRAM

2-WORD BURST OPERATION

Description

The μPD44645082 is a 8,388,608-word by 8-bit, the μPD44645092 is a 8,388,608-word by 9-bit, the μPD44645182 is a

4,194,304-word by 18-bit and the μPD44645362 is a 2,097,152-word by 36-bit synchronous quad data rate static RAM

fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μPD44645082, μPD44645092, μPD44645182 and μPD44645362 integrate unique synchronous peripheral

circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive

edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density

and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

Features

• 1.8 ± 0.1 V power supply

• 165-pin PLASTIC BGA (15 x 17)

• HSTL interface

• PLL circuitry for wide output data valid window and future frequency scaling

• Separate independent read and write data ports with concurrent transactions

• 100% bus utilization DDR READ and WRITE operation

• Two-tick burst for low DDR transaction size

• Two input clocks (K and K#) for precise DDR timing at clock rising edges only

• Two output clocks (C and C#) for precise flight time and clock skew matching-clock

and data delivered together to receiving device

• Internally self-timed write control

• Clock-stop capability. Normal operation is restored in 1,024 cycles after clock is resumed.

• User programmable impedance output

• Fast clock cycle time : 4.0 ns (250 MHz), 5.0 ns (200 MHz)

• Simple control logic for easy depth expansion

• JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M18231EJ2V0DS00 (2nd edition)

Date Published February 2007 NS CP(N)

Printed in Japan

2006

The mark <R> shows major revised points.

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

12 3 4 5 6 7...40

下载PDF

与UPD44645362F5-E50-FQ1相关器件

型号	品牌	描述	获取价格	数据表
UPD44645362F5-E50-FQ1-A	NEC	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165	获取价格
UPD44645364F5-E37-FQ1	RENESAS	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, PLASTIC, BGA-165	获取价格
UPD44645364F5-E37-FQ1-A	NEC	2MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165	获取价格
UPD44645364F5-E37-FQ1-A	RENESAS	2MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165	获取价格
UPD44645364F5-E40-FQ1	RENESAS	IC,SYNC SRAM,QDR,2MX36,CMOS,BGA,165PIN,PLASTIC	获取价格
UPD44645364F5-E50-FQ1	RENESAS	IC,SYNC SRAM,QDR,2MX36,CMOS,BGA,165PIN,PLASTIC	获取价格

与UPD44645362F5-E50-FQ1相关文章

PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

1
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
2024-05-21

3
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

3
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

2

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD44645362F5-E50-FQ1

UPD44645362F5-E50-FQ1 数据手册

与UPD44645362F5-E50-FQ1相关器件

与UPD44645362F5-E50-FQ1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD44645362F5-E50-FQ1

UPD44645362F5-E50-FQ1 数据手册

与UPD44645362F5-E50-FQ1相关器件

与UPD44645362F5-E50-FQ1相关文章

您还可以找

您在本页遇到什么问题？