5秒后页面跳转
UJA1069TW24/3V0,51 PDF预览

UJA1069TW24/3V0,51

更新时间: 2024-11-21 15:55:59
品牌 Logo 应用领域
恩智浦 - NXP 以太网:16GBASE-T电信光电二极管电信集成电路
页数 文件大小 规格书
64页 270K
描述
UJA1069 - LIN fail-safe system basis chip TSSOP2 24-Pin

UJA1069TW24/3V0,51 技术参数

生命周期:Obsolete零件包装代码:TSSOP2
包装说明:HTSSOP,针数:24
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.79Is Samacsys:N
JESD-30 代码:R-PDSO-G24长度:11 mm
功能数量:1端子数量:24
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HTSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH
认证状态:Not Qualified座面最大高度:1.1 mm
表面贴装:YES电信集成电路类型:ETHERNET TRANSCEIVER
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:6.1 mmBase Number Matches:1

UJA1069TW24/3V0,51 数据手册

 浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第2页浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第3页浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第4页浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第5页浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第6页浏览型号UJA1069TW24/3V0,51的Datasheet PDF文件第7页 
UJA1069  
LIN fail-safe system basis chip  
Rev. 04 — 28 October 2009  
Product data sheet  
1. General description  
The UJA1069 fail-safe System Basis Chip (SBC) replaces basic discrete components  
which are common in every Electronic Control Unit (ECU) with a Local Interconnect  
Network (LIN) interface. The fail-safe SBC supports all networking applications which  
control various power and sensor peripherals by using LIN as a local sub-bus. The  
fail-safe SBC contains the following integrated devices:  
LIN transceiver compliant with LIN 2.0 and SAE J2602, and compatible with LIN 1.3  
Advanced independent watchdog  
Dedicated voltage regulator for microcontroller  
Serial peripheral interface (full duplex)  
Local wake-up input port  
Inhibit/limp-home output port  
In addition to the advantages of integrating these common ECU functions in a single  
package, the fail-safe SBC offers an intelligent combination of system-specific functions  
such as:  
Advanced low-power concept  
Safe and controlled system start-up behavior  
Advanced fail-safe system behavior that prevents any conceivable deadlock  
Detailed status reporting on system and sub-system levels  
The UJA1069 is designed to be used in combination with a microcontroller and a LIN  
controller. The fail-safe SBC ensures that the microcontroller is always started up in a  
defined manner. In failure situations the fail-safe SBC will maintain the microcontroller  
function for as long as possible, to provide full monitoring and software driven fall-back  
operation.  
The UJA1069 is designed for 14 V single power supply architectures and for 14 V and  
42 V dual power supply architectures.  
 

与UJA1069TW24/3V0,51相关器件

型号 品牌 获取价格 描述 数据表
UJA1069TW24/3V0/C NXP

获取价格

DATACOM, ETHERNET TRANSCEIVER, PDSO24
UJA1069TW24/3V0:51 NXP

获取价格

UJA1069 - LIN fail-safe system basis chip TSSOP2 24-Pin
UJA1069TW24/3V0;11 NXP

获取价格

UJA1069 - LIN fail-safe system basis chip TSSOP2 24-Pin
UJA1069TW24/3V3/C NXP

获取价格

DATACOM, ETHERNET TRANSCEIVER, PDSO24
UJA1069TW24/3V3:51 NXP

获取价格

UJA1069 - LIN fail-safe system basis chip TSSOP2 24-Pin
UJA1069TW24/5V0 NXP

获取价格

IC DATACOM, ETHERNET TRANSCEIVER, PDSO24, 4.40 MM, 0.65 MM PITCH, PLASTIC, MO-153, SOT864-
UJA1069TW24/5V0,11 NXP

获取价格

UJA1069 - LIN fail-safe system basis chip TSSOP2 24-Pin
UJA1069TW24/5V0/C NXP

获取价格

LIN fail-safe system basis chip; Package: SOT864-1 (HTSSOP24); Container: Tube Dry Pack
UJA1069TW24/5V0/C: NXP

获取价格

暂无描述
UJA1075 NXP

获取价格

High-speed CAN/LIN core system basis chip