ꢀꢁꢁ ꢂ ꢃꢄ ꢅ ꢅ ꢆ ꢀꢁꢁ ꢂ ꢃꢄ ꢅ ꢇ ꢆ ꢀꢁꢁ ꢂ ꢃꢄ ꢅ ꢂ ꢆ ꢀꢁ ꢁꢂ ꢃꢄ ꢅꢈ
ꢀꢁꢁ ꢈ ꢃꢄ ꢅ ꢅ ꢆ ꢀꢁꢁ ꢈ ꢃꢄ ꢅ ꢇ ꢆ ꢀꢁꢁ ꢈ ꢃꢄ ꢅ ꢂ ꢆ ꢀꢁ ꢁꢈ ꢃꢄ ꢅꢈ
SLUS419C − AUGUST 1999 − REVISED NOVEMBER 2001
ꢉ
ꢊ
ꢁ
ꢋ
ꢌ
ꢍ
ꢎ
ꢏ
ꢁ
ꢐ
ꢎ
ꢑ
ꢋ
ꢁ
ꢌ
ꢋ
ꢉ
ꢒ
ꢓ
ꢔ
ꢕ
ꢒ
ꢌ
ꢓ
ꢁ
ꢌ
ꢓ
ꢕ
ꢖ
ꢌ
ꢗ
ꢗ
ꢘ
ꢖ
used to keep input power constant with varying input
voltage. Generation of V is accomplished using I in
conjunction with an external single-pole filter. This not
only reduces external parts count, but also avoids the
use of high-voltage components, offering a lower-cost
solution. The multiplier then divides the line current by
FEATURES
FF
AC
D
D
Combines PFC and Downstream Converter
Controls
Controls Boost Preregulator to Near-Unity
Power Factor
the square of V
.
D
D
D
D
D
Accurate Power Limiting
FF
Improved Feedforward Line Regulation
The UCC2850x PFC section incorporates a low
offset-voltage amplifier with 7.5-V reference,
highly-linear multiplier capable of a wide current range,
a high-bandwidth, low offset-current amplifier, with a
a
Peak Current-Mode Control in Second Stage
Programmable Oscillator
Leading-Edge/Trailing-Edge Modulation for
Reduced Output Ripple
novel
noise-attenuation
configuration,
PWM
comparator and latch, and a high-current output driver.
Additional PFC features include over-voltage
protection, zero-power detection to turn off the output
when VAOUT is below 0.33 V and peak current and
power limiting.
D
Low Start-up Supply Current
D
Synchronized Second Stage Start-Up, with
Programmable Soft-start
D
Programmable Second Stage Shutdown
The dc-to-dc section relies on an error signal generated
on the secondary-side and processes it by performing
peak current mode control. The dc-to-dc section also
features current limiting, a controlled soft-start, preset
operating range with selectable options, and 50%
maximum duty cycle.
DESCRIPTION
The UCC2850x family provides all of the control
functions necessary for an active power-factor-
corrected preregulator and a second-stage dc-to- dc
converter. The controller achieves near-unity power
factor by shaping the ac input line current waveform to
correspond to the ac input-line voltage using average
current-mode control. The dc-to-dc converter uses
peak current-mode control to perform the step-down
power conversion.
The UCC28500 and UCC28502 have a wide UVLO
threshold (16.5 V/10 V) for bootstrap bias supply
operation. The UCC28501 and UCC28503 are
designed with a narrow UVLO range (10.5 V/10 V) more
suitable for fixed bias operation. The UCC28500 and
UCC28501 have a narrow UVLO threshold for PWM
stage (to allow operation down to 75% of nominal bulk
voltage), while the UCC28502 and UCC38503 are
configured for a much wider operation range for the
PWM stage (down to 50% of bulk nominal voltage).
The PFC stage is leading-edge modulated while the
second stage is trailing-edge synchronized to allow for
minimum overlap between the boost and PWM
switches. This reduces ripple current in the bulk-output
capacitor.In order to operate with over three-to-one
Available in 20-pin N and DW packages.
range of input-line voltages, a line feedforward (V ) is
FF
ꢎ
ꢎ
ꢖ
ꢌ
ꢨ
ꢙ
ꢣ
ꢀ
ꢁ
ꢡ
ꢕ
ꢢ
ꢒ
ꢜ
ꢌ
ꢚ
ꢓ
ꢛ
ꢙ
ꢔ
ꢕ
ꢔ
ꢊ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢊ
ꢊ
ꢜ
ꢜ
ꢚ
ꢚ
ꢊ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢕꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢊ
ꢢ
ꢟ
ꢡ
ꢠ
ꢊ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2001, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢊ
ꢛ
ꢊ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢒ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢊ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢎ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢊ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢊ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢊ
ꢧ
ꢭ
ꢊ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
www.ti.com