5秒后页面跳转
TSPC603RMAB/Q6LC PDF预览

TSPC603RMAB/Q6LC

更新时间: 2024-11-29 05:58:27
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
56页 498K
描述
RISC Microprocessor, 32-Bit, 166MHz, CMOS, CQFP240, CERQUAD-240

TSPC603RMAB/Q6LC 数据手册

 浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第2页浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第3页浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第4页浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第5页浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第6页浏览型号TSPC603RMAB/Q6LC的Datasheet PDF文件第7页 
Features  
Superscalar (3 Instructions per Clock Peak)  
Dual 16 KB Caches  
Selectable Bus Clock  
32-bit Compatibility PowerPC Implementation  
On-chip Debug Support  
Nap, Doze and Sleep Power Saving Modes  
Device Offered in Cerquad, CBGA 255 and CI-CGA 255  
Features Specific to CBGA 255 and CI-CGA 255  
7.4 SPECint95, 6.1 SPECfp95 at 300 MHz (Estimated)  
PD Typically = 3.5W (266 MHz), Full Operating Conditions  
Branch Folding  
64-bit Data Bus (32-bit Data Bus Option)  
4-Gbytes Direct Addressing Range  
Pipelined Single/Double Precision Float Unit  
IEEE 754 Compatible FPU  
PowerPC® 603e  
RISC  
Microprocessor  
Family  
IEEE P 1149-1 Test Mode (JTAG/C0P)  
fINT Max = 300 MHz  
fBUS Max = 75 MHz  
PID7t-603e  
Compatible CMOS Input/TTL Output  
Features Specific to Cerquad  
5.6 SPECint95, 4 SPECfp95 and 200 MHz (Estimated)  
PD Typically = 2.5W (200 MHz), Full Operating Conditions  
TSPC603R  
Description  
The PID7t-603e implementation of the PowerPC 603e (renamed after the 603R) is a  
low-power implementation of the Reduced Instruction Set Computer (RISC) micropro-  
cessor PowerPC family. The 603R is pin-to-pin compatible with the PowerPC 603e  
and 603P in a Cerquad package. The 603R implements 32-bit effective addresses,  
integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits.  
The 603R is a low-power 2.5/3.3V design and provides four software controllable  
power-saving modes. This device is a superscalar processor capable of issuing and  
retiring as many as three instructions per clock. Instructions can be executed in any  
order for increased performance, but, the 603R makes completion appear sequential.  
It integrates five execution units and is able to execute five instructions in parallel.  
The 603R provides independent on-chip, 16-Kbyte, four-way set-associative, physi-  
cally addressed caches for instructions and data, as well as on-chip instructions, and  
data Memory Management Units (MMUs). The MMUs contain 64-entry, two-way  
set-associative, data and instruction translation look aside buffers that provide support  
for demand-paged virtual memory address translation and variable-sized block trans-  
lation.  
The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The inter-  
face protocol allows multiple masters to compete for system resources through a  
central external arbiter. The device supports single-beat and burst data transfers for  
memory accesses, and supports memory-mapped I/Os.  
The 603R uses an advanced, 2.5/3.3V CMOS process technology and maintains full  
interface compatibility with TTL devices. It also integrates in-system testability and  
debugging features through JTAG boundary-scan capabilities.  
Rev. 5410A–HIREL–10/04  

与TSPC603RMAB/Q6LC相关器件

型号 品牌 获取价格 描述 数据表
TSPC603RMAB/Q8L ATMEL

获取价格

PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/Q8LC ATMEL

获取价格

PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/T8LC ATMEL

获取价格

RISC Microprocessor, 32-Bit, 200MHz, CMOS, CQFP240, CAVITY UP, CERQUAD-240
TSPC603RMG10LC ETC

获取价格

MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RMG12L ATMEL

获取价格

RISC Microprocessor, 32-Bit, 266MHz, CMOS, CBGA255, BGA-255
TSPC603RMG12LC ETC

获取价格

MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RMG14LC ETC

获取价格

MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RMG6L ATMEL

获取价格

RISC Microprocessor, 32-Bit, 166MHz, CMOS, CBGA255, BGA-255
TSPC603RMG6LC ETC

获取价格

MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RMG8L ATMEL

获取价格

RISC Microprocessor, 32-Bit, 200MHz, CMOS, CBGA255, BGA-255