TSPC603E
3. SIGNAL DESCRIPTION
Figure 4, Table 3 and Table 4 describe the signal on the TSPC603e and indicate signal functions. The test signals, TRST, TMS, TCK,
TDI and TDO, comply with subset P-1149.1 of the IEEE testability bus standard.
The 3 signals LSSD_MODE, LI_TSTCLK and L2_TSTCLK are test signals for factory use only and must be pulled up to VDD for
normal machine operations.
DBG
DBWO
DBB
BR
1
1
BG
ADDRESS
ARBITRATION
DATA
ATTRIBUTION
1
1
1
1
ABB
TS
ADDRESS
START
DH[0-31], DL[0-31]
DP[0-7]
1
64
DATA
TRANSFER
8
1
1
DPE
A[0-31]
32
DBDIS
ADDRESS
BUS
AP[0-3]
APE
4
1
TA
1
DRTRY
TEA
DATA
TERMINATION
1
1
TT[0-4]
TBST
5
1
TSIZ[0-2]
INT, SMI
MCP
3
2
GBL
CI
1
1
1
2
2
INTERRUPTS
CHECKSTOPS
RESET
1
2
2
TRANSFER
ATTRIBUTE
CKSTP_IN, CKSTP_OUT
HRESET, SRESET
WT
CSE[0-1]
TC[0-1]
RSRV
1
2
QREQ, QACK
TBEN
PROCESSOR
STATUS
1
1
TLBISYNC
AACK
1
1
ADDRESS
TERMINATION
ARTRY
TRST, TCK, TMS, TDI, TD0
JTAG/COP
INTERFACE
5
3
SYSCLK
1
1
4
LSSD_MODE,
L1_TSTCLK, L2_TSTCLK
CLK_OUT
LSSD TEST
CONTROL
CLOCKS
PLL_CFG[0-3]
VDD
(20) 13
(19) 23
15
OVDD
GND*
POWER SUPPLY
(40)
{
OGND*
AVDD
23
(*) Ground inputs not separated on CBGA package
(number) Pin number in CBGA package
1
Figure 4 : Functional signal groups
Table 3 : Address and data bus signal index
Signal function
Signal name
Address bus
Data bus
Mnemonic
A[0-31]
Signal
type
if output, physical address of data to be transferred.
if input, represents the physical address of a snoop operation.
I/O
I/O
I/O
DH[0-31]
DL[0-31]
Represents the state of data, during a data write operation if output, or
during a data read operation if input.
Data bus
Represents the state of data, during a data write operation if output, or
during a data read operation if input.
8/38