5秒后页面跳转
TSPC603EMGU3LN PDF预览

TSPC603EMGU3LN

更新时间: 2023-01-02 23:59:45
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
38页 632K
描述
RISC Microprocessor, 32-Bit, 100MHz, CMOS, CBGA255, CERAMIC, BGA-255

TSPC603EMGU3LN 数据手册

 浏览型号TSPC603EMGU3LN的Datasheet PDF文件第5页浏览型号TSPC603EMGU3LN的Datasheet PDF文件第6页浏览型号TSPC603EMGU3LN的Datasheet PDF文件第7页浏览型号TSPC603EMGU3LN的Datasheet PDF文件第9页浏览型号TSPC603EMGU3LN的Datasheet PDF文件第10页浏览型号TSPC603EMGU3LN的Datasheet PDF文件第11页 
TSPC603E  
3. SIGNAL DESCRIPTION  
Figure 4, Table 3 and Table 4 describe the signal on the TSPC603e and indicate signal functions. The test signals, TRST, TMS, TCK,  
TDI and TDO, comply with subset P-1149.1 of the IEEE testability bus standard.  
The 3 signals LSSD_MODE, LI_TSTCLK and L2_TSTCLK are test signals for factory use only and must be pulled up to VDD for  
normal machine operations.  
DBG  
DBWO  
DBB  
BR  
1
1
BG  
ADDRESS  
ARBITRATION  
DATA  
ATTRIBUTION  
1
1
1
1
ABB  
TS  
ADDRESS  
START  
DH[0-31], DL[0-31]  
DP[0-7]  
1
64  
DATA  
TRANSFER  
8
1
1
DPE  
A[0-31]  
32  
DBDIS  
ADDRESS  
BUS  
AP[0-3]  
APE  
4
1
TA  
1
DRTRY  
TEA  
DATA  
TERMINATION  
1
1
TT[0-4]  
TBST  
5
1
TSIZ[0-2]  
INT, SMI  
MCP  
3
2
GBL  
CI  
1
1
1
2
2
INTERRUPTS  
CHECKSTOPS  
RESET  
1
2
2
TRANSFER  
ATTRIBUTE  
CKSTP_IN, CKSTP_OUT  
HRESET, SRESET  
WT  
CSE[0-1]  
TC[0-1]  
RSRV  
1
2
QREQ, QACK  
TBEN  
PROCESSOR  
STATUS  
1
1
TLBISYNC  
AACK  
1
1
ADDRESS  
TERMINATION  
ARTRY  
TRST, TCK, TMS, TDI, TD0  
JTAG/COP  
INTERFACE  
5
3
SYSCLK  
1
1
4
LSSD_MODE,  
L1_TSTCLK, L2_TSTCLK  
CLK_OUT  
LSSD TEST  
CONTROL  
CLOCKS  
PLL_CFG[0-3]  
VDD  
(20) 13  
(19) 23  
15  
OVDD  
GND*  
POWER SUPPLY  
(40)  
{
OGND*  
AVDD  
23  
(*) Ground inputs not separated on CBGA package  
(number) Pin number in CBGA package  
1
Figure 4 : Functional signal groups  
Table 3 : Address and data bus signal index  
Signal function  
Signal name  
Address bus  
Data bus  
Mnemonic  
A[0-31]  
Signal  
type  
if output, physical address of data to be transferred.  
if input, represents the physical address of a snoop operation.  
I/O  
I/O  
I/O  
DH[0-31]  
DL[0-31]  
Represents the state of data, during a data write operation if output, or  
during a data read operation if input.  
Data bus  
Represents the state of data, during a data write operation if output, or  
during a data read operation if input.  
8/38  

与TSPC603EMGU3LN相关器件

型号 品牌 描述 获取价格 数据表
TSPC603EMGU3ML ATMEL RISC Microprocessor, 32-Bit, 100MHz, CMOS, CBGA255, CERAMIC, BGA-255

获取价格

TSPC603EMGU5LL ATMEL RISC Microprocessor, 32-Bit, 133MHz, CMOS, CBGA255, CERAMIC, BGA-255

获取价格

TSPC603EMGU5ML ATMEL RISC Microprocessor, 32-Bit, 133MHz, CMOS, CBGA255, CERAMIC, BGA-255

获取价格

TSPC603EVA2LL ATMEL RISC Microprocessor, 32-Bit, 80MHz, CMOS, CQFP240, CERAMIC, QFP-240

获取价格

TSPC603EVA3LL ATMEL RISC Microprocessor, 32-Bit, 100MHz, CMOS, CQFP240, CERAMIC, LCC-240

获取价格

TSPC603EVA3ML ATMEL RISC Microprocessor, 32-Bit, 100MHz, CMOS, CQFP240, CERAMIC, LCC-240

获取价格