Datasheet > 微控制器和处理器 > 微控制器> TSC87C52-12CBB

TSC87C52-12CBB

更新时间： 2024-11-16 04:27:19

品牌	Logo	应用领域
TEMIC		微控制器
页数	文件大小	规格书
24页	184K
描述
CMOS 0 to 33 MHz Programmable 8?bit Microcontroller

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

TSC87C52-12CBB 数据手册

TSC87C52

CMOS 0 to 33 MHz Programmable 8–bit Microcontroller

Description

TEMIC’s TSC87C52 is high performance CMOS

EPROM version of the 80C52 CMOS single chip 8 bit

microcontroller.

structure; a full duplex serial port with framing error

detection; a power off flag; and an on-chip oscillator.

The TSC87C52 has 2 software-selectable modes of

reduced activity for further reduction in power

consumption. In the idle mode the CPU is frozen while

the RAM, the timers, the serial port and the interrupt

system continue to function. In the power down mode

the RAM is saved and all other functions are inoperative.

The fully static design of the TSC87C52 allows to

reduce system power consumption by bringing the clock

frequency down to any value, even DC, without loss of

data.

The TSC87C52 is manufactured using non volatile

SCMOS process which allows it to run up to:

The TSC87C52 retains all the features of the 80C52 with

some enhancement: 8 K bytes of internal code memory

(EPROM); 256 bytes of internal data memory (RAM);

32 I/O lines; three 16 bit timers one with count–down

and clock–out capability; a 6-source, 2-level interrupt

33 MHz with VCC = 5 V ± 10%.

16 MHz with 2.7 V < VCC < 5.5 V.

Features

8 Kbytes of EPROM

Fully static design

Improved Quick Pulse programming algorithm

Secret ROM by encryption

0.8µ SCMOS non volatile process

ONCE Mode

256 bytes of RAM

Enhanced Hooks system for emulation purpose

Available temperature ranges:

64 Kbytes program memory space

64 Kbytes data memory space

32 programmable I/O lines

commercial

industrial

Three 16 bit timer/counters including enhanced

timer 2

Available packages:

PDIP40 (OTP)

Programmable serial port with framing error

detection

PLCC44 (OTP)

PQFP44 (OTP)

Power control modes

CQPJ44 (UV erasable)

CERDIP40 (UV erasable)

Two–level interrupt priority

MATRA MHS

Rev. C – 10 Sept 1997

Preliminary

12 3 4 5 6 7...24

中文翻译

下载PDF

与TSC87C52-12CBB相关器件

型号	品牌	获取价格	描述	数据表
TSC87C52-12CBD	TEMIC	获取价格	CMOS 0 to 33 MHz Programmable 8?bit Microcontroller
TSC87C52-12CBR	TEMIC	获取价格	CMOS 0 to 33 MHz Programmable 8?bit Microcontroller
TSC87C52-12CDD	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 12MHz, CMOS, PQFP44,
TSC87C52-12CE	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 12MHz, CMOS, PQFP44,
TSC87C52-12CEB	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 8051 CPU, 12MHz, CMOS, PQFP44, VQFP-44
TSC87C52-12CED	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 8051 CPU, 12MHz, CMOS, PQFP44, VQFP-44
TSC87C52-12CER	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 12MHz, CMOS, PQFP44, VQFP-44
TSC87C52-12CF	ETC	获取价格	8-Bit Microcontroller
TSC87C52-12CFD	TEMIC	获取价格	暂无描述
TSC87C52-12CG	TEMIC	获取价格	Microcontroller, 8-Bit, OTPROM, 12MHz, CMOS, CDIP40,