T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R , I N C .
TQ1090
Figure 1. Block Diagram
FBIN S1 REFCLK S0 GND GND GND
11
10
8
7
6
5
9
11-Output
Configurable
Clock Buffer
12
13
14
15
16
17
18
4
3
2
TEST
VDD
Q0
VDD
Q10
Q9
Phase
Detector
VCO
MUX
1
GND
Q1
GND
Q8
Features
Divide Logic
÷ 2
28
27
26
S1 S0
• Wide frequency range:
33 MHz to 45 MHz
65 MHz to 90 MHz and
130 MHz to 180 MHz
Q2
Q7
Output Buffers
Group C
Group A
VDD
VDD
Group B
19
20
21
22
23
24
25
• Output configurations:
four outputs at fREF
GND Q3
Q4
VDD Q5
Q6 GND
four outputs at 2x fREF
two output at 4x fREF or
five outputs at 1/2 x fREF
three outputs at fREF
TriQuint’s TQ1090 is a configurable clock buffer which generates 11
outputs, operating over a wide range of frequencies from 33 MHz to
45MHz, 65 MHz to 90 MHz and 130 MHz to 180 MHz. The outputs are
available at 1x, 2x and 4x, or at 1/2x, 1x and 2x, or at 1/4 x, 1/2 x and
two outputs at 2x fREF
• Selectable Phase Shift:
1x the reference clock frequency, fREF
.
–2t, –t, 0, +t (t = 1/fvco
)
• Low output-to-output skew:
150 ps (max) within a group
When one of the Group A outputs (Q0–Q4) is used as feedback to the PLL,
all Group A outputs will be at fREF, all Group B outputs (Q5–Q8) will be at
2x fREF and all Group C outputs (Q9,Q10) will be at 4x fREF. When one of the
Group B outputs is used as feedback to the PLL, all Group A outputs will
be at 1/2 x fREF, all Group B outputs will be at fREF and all Group C outputs
will be at 2x fREF. When one of the Group C outputs is used as feedback to
the PLL, all Group A outputs will be at 1/4 x fREF, all Group B outputs will be
• Near-zero propagation delay
–350 ps ± 500 ps (max) or
–350 ps ±700 ps (max)
• TTL-compatible I/O with 30 mA
output drive
• Ideal for Power PC™ designs
at 1/2 x fREF and all Group C outputs will be at fREF
.
• 28-pin J-lead surface-mount
package
A very stable internal Phase-Locked Loop (PLL) provides low-jitter operation
This completely self-contained PLL requires no external capacitors or
resistors. The PLL’s Voltage-Controlled Oscillator (VCO) has a frequency
.
range from 260 MHz to 360 MHz. By feeding back one of the output clocks
to FBIN, the PLL continuously maintains frequency and phase synchron-
ization between the reference clock (REFCLK) and each of the outputs.
1
For additional information and latest specifications, see our website: www.triquint.com